
MITSUBISHI SEMICONDUCTOR < Application Specific Intelligent Power Module>


PS12034 FLAT-BASE TYPE INSULATED TYPE



• Input Interface : 5V CMOS/TTL compatible, Schmitt Trigger input, and Arm-Shoot-Through interlock protective function.

# APPLICATION

Acoustic noise-less 0.75kW/400V AC Class 3 phase inverters, motor control applications, and motors with built-in small size inverter package




(Fig. 1)



# PS12034

FLAT-BASE TYPE INSULATED TYPE



(Fig. 2)

### MAXIMUM RATINGS (Tj = 25 °C) INVERTER PART

Symbol	Item	Condition	Ratings	Unit
Vcc	Supply voltage	Applied between P2-N2	900	V
VCC(surge)	Supply voltage (surge)	Applied between P2-N2, Surge-value	1000	V
VP or VN	Each IGBT collector-emitter static voltage	Applied between P2-U.V.W, U.V.W-N2	1200	V
VP(S) Or VN(S)	Each IGBT collector-emitter switching voltage	Applied between P2-U.V.W, U.V.W-N2 (Pulse)	1200	V
±lc(±lcp)	Each IGBT collector current	Tc = 25°C, "( )" means Ic peak value	±10 (±20)	Α

# CONVERTER PART

Symbol	Item	Condition	Ratings	Unit
VRRM	Repetitive peak reverse voltage		1600	V
Ea	Recommended AC input voltage		440	Vrms
lo	DC output current	3φrectifying circuit	12	A
IFSM	Surge (non-repetitive) forward current	1 cycle at 60Hz, peak value non-repetitive	120	Α
l <sup>2</sup> t	I <sup>2</sup> t for fusing	Value for one cycle of surge current	60	A <sup>2</sup> s

# CONTROL PART

Symbol	Item	Ratings	Unit
Vd, Vdb	Supply voltage	-0.5 ~ 20	V
VCIN	Input signal voltage	-0.5 ~ +7.5	V
VFO	Fault output supply voltage	-0.5 ~ +7.5	V
IFO	Fault output current	15	mA
lamp	DC-Link IGBT current signal Amp output current	1	mA



# PS12034


FLAT-BASE TYPE INSULATED TYPE

### TOTAL SYSTEM

Symbol	Item	Condition	Ratings	Unit
Tj	Junction temperature	(Note 2)	-20 ~ +125	°C
Tstg	Storage temperature	_	-40 ~ +125	°C
Тс	Module case operating temperature	(Fig. 3)	-20 ~ +100	°C
Viso	Isolation voltage	60 Hz sinusoidal AC applied between all terminals and the base plate for 1 minute.	2500	Vrms
_	Mounting torque	Mounting screw: M3.5	0.78 ~ 1.27	N∙m

(Note 2) : The indicated values are specified considering the safe operation of all the parts within the ASIPM. The max. ratings for the ASIPM power chips (IGBT & FWDi) is Tj < 150.

## CASE TEMPERATURE MEASUREMENT POINT



### THERMAL RESISTANCE

Symbol	Item	Condition	Ratings			Unit
			Min.	Тур.	Max.	Unit
Rth(jc)Q		Inverter IGBT (1/6)	—	—	2.3	°C/W
Rth(jc)⊧	Junction to case Thermal Resistance	Inverter FWDi (1/6)	—	—	3.0	°C/W
Rth(jc)FR	Resistance	Converter Di (1/6)	—	—	2.5	°C/W
Rth(cf)	Contact Thermal Resistance	Case to fin, thermal grease applied (1 Module)	_	_	0.05	°C/W

### ELECTRICAL CHARACTERISTICS (Tj = 25 °C, VD = 15V, VDB = 15V unless otherwise noted)

Cumhal	Item	Condition	Ratings			- Unit
Symbol		Condition		Тур.	Max.	Onit
VCE(sat)	Collector-emitter saturation voltage	$Tj = 25^{\circ}C$ , Input = ON, Ic = 10A, VD = VDB = 15V (Shunt voltage drop not included)	_	_	3.6	V
VEC	FWDi forward voltage	Tj = 25°C, –Ic = 10A	_	—	3.5	V
VFR	Converter diode voltage	Tj = 25°C, IFR = 12A	-	—	1.7	V
IRRM	Converter diode reverse current	VR = VRRM, Tj = 125°C	-	—	8	mA
ton		1/2 Bridge inductive, Input = $5V \leftrightarrow 0V$ Vcc = $600V$ , lc = $10A$ , Tj = $125^{\circ}C$ VD = $15V$ , VDB = $15V$ Note: ton, toff include delay time of the internal control	0.3	1.2	2.0	∞s
tc(on)	Switching times		_	0.5	1.4	∞s
toff			_	2.2	4.0	∞s
tc(off)			_	0.9	1.6	∞s
trr	FWDi reverse recovery time	circuit.	_	0.2	—	∞s
Short circuit endurance (Output, Arm, and Load, Short Circuit Modes)		@Vcc ≤ 800V, Input = 5V → 0V (One-Shot) -20°C ≤ Tj(start) ≤ 125°C, 13.5V ≤ VD = VDB ≤ 16.5V	No destruction Fo output by protection operation			ration
Switching SOA		@Vcc ≤ 800V, Input = 5V ↔ 0V, Tj ≤ 150°C Ic < OC trip level, 13.5V ≤ VD = VDB ≤ 16.5V	No destruction No protecting operation No Fo output			



# **PS12034**

# FLAT-BASE TYPE **INSULATED TYPE**


C: make al	Item				Ratings			
Symbol			Cor	Condition		Тур.	Max.	Unit
ID	Circuit current		Tj = 25°C, VD = 1	5V, Vin = 5V	_	_	50	mA
Idb	Circuit current		Tj = 25°C, VD = V	DB = 15V, Vin = 5V	—	—	5	mA
Vth(on)	Input on threshold vo	Itage			0.8	1.4	2.0	V
Vth(off)	Input off threshold vo	ltage			2.5	3.0	4.0	V
Ri	Input pull-up resistor		Applied between input t	erminal-Inside power supply	—	50	-	kΩ
fрwм	PWM input frequency	1	Tc ≤ 100°C, Tj ≤ 2	125°C	—	10	15	kHz
tdead	Arm shoot-through blocking time		Relates to correspond to $T_{C} = -20^{\circ}C \sim +10^{\circ}C$	<b>U</b> 1	4.0	_	_	∞s
tint	Input interlock sensing	interlock sensing Relates to corresponding input (Fig. 6)		_	100	_	ns	
Vamp(100%)	Inverter DC-Link IGBT current sense voltage		IC = IOP(100%)	VD = 15V	1.5	2.0	2.5	V
Vamp(200%)	output signal		IC = IOP(200%)	Tj = 25°C (Fig. 4)	3.0	4.0	5.0	V
Vamp(250%)	Inverter DC-Link IGBT current sense voltage		IC = IOP(250%)	VD = 15V	5.0	_	_	V
Vamp(0)	output limit		Ic = 0A	(Fig. 4)	_	50	100	mV
OC	Over current trip leve		Tj = 25°C	(Fig. 5)	14.4	17.2	_	A
toc	Over current delay tin	ne	Tj = 25°C	(Fig. 5)	—	10	—	∞s
SC	Short circuit trip level		Tj = 25°C	(Fig. 5)	—	25.8	—	A
tsc	Short circuit delay tim	ie	Tj = 25°C	(Fig. 5)	—	2	—	∞s
UVd		VD UV trip level	20°C ~ 100°C	20%C ~ 100%C		12.0	12.75	V
UVDr	Committee allowed and	VD UV reset level	$= -20^{\circ} \text{C} \approx 100^{\circ} \text{C}$		11.5	12.5	13.25	V
UVdb	Supply circuit under voltage protection	VDB UV trip level			10.1	10.8	11.6	V
UVDBr	voltage protection	VDB UV reset level	Tc = Tj = 25°C		10.6	11.3	12.1	V
tdV		UV delay time			_	10	—	∞s
tFO	Fault output pulse width		Tj = 25°C	(Note 4)	1.0	1.8	—	ms
IFo(H)	Fault output current		Open drain outpu	t (Note 4)	—	—	1	∞A
IFo(L)				_	—	15	mA	
Rтн	Thermistor Resistance		Tc = 25°C		9.5	10	10.5	kΩ
В	Thermistor B constan	t	Resistance at 25°	°C, 50°C	—	3450	—	K

(Note 3) : The dead-time has to be set externally by the CPU; it is not part of the ASIPM internal functions.
(Note 4) : Fault output signaling is given only when the internal OC, SC, & UV protection circuits are activated. The OC, SC and UV protection (and fault output) operate for the lower arms only. The OC and SC protection Fault output is given in a pulse format while that of UV protection is maintained throughout the duration of the under-voltage condition.

## **RECOMMENDED OPERATING CONDITIONS**

Cumhal	Item	Quere ditti aut	Ratings			1.1
Symbol		Condition		Тур.	Max.	Unit
Vcc	Supply voltage	Applied across P2-N2 terminals		600	800	V
Vd	Supply voltage	Applied between VD-GND	13.5	15.0	16.5	V
Vdb	Supply voltage	Applied between CBU+ & CBU-, CBV+ & CBV-, CBW+ & CBW-	13.5	15.0	16.5	V
ΔVd, Vdb	Supply voltage ripple		-1	_	+1	V/∞s
VCIN(ON)	Input on voltage	Applied between UP • VP • WP • UN • VN • WN and	0	—	0.8	V
VCIN(OFF)	Input off voltage	GND	4.0	—	5.0	V
tdead	Arm shoot-through blocking time	Relates to corresponding inputs	4.0	—	—	∞s
Тс	Module case operating temperature		—	—	100	°C
fрwм	PWM Input frequency	Tc ≤ 100°C, Tj ≤ 125°C	—	—	15	kHz
txx	Allowable input on-pulse width		1	_	_	∞s


## INVERTER DC-LINK IGBT CURRENT ANALOGUE SIGNALING OUTPUT (TYPICAL)



Mar. 2002

# PS12034 FLAT-BASE TYPE **INSULATED TYPE**


### CURRENT ABNORMALITY PROTECTIVE FUNCTIONS



(Fig. 5)

Protection is achieved by monitoring and filtering the N-side DC-Bus current. When a current trip-level is exceeded all the N-side IGBTs are intercepted (turned OFF) and a fault-signal is output. After the fault-signal output duration (1.8m sec (typ.)@25 °C), the interception is Reset at the following OFF input signal level (more than 4.0V).

### ARM-SHOOT-THROUGH INTER-LOCK PROTECTIVE FUNCTION





#### **Description:**

- (1) During the ON-State of either of the upper-arm or the lower-arm IGBT, the inter-lock protection circuit blocks any erroneous ON pulses (resulting from input noise) from triggering the other arm IGBT and thus it prevents the arm-shoot-through situation.
- (2) When two ON-signals are received for both the upper and the lower arms, the signal received first will be passed to the IGBT and the second signal will be blocked. The second signal will be passed to its corresponding IGBT immediately after the first signal is OFF.
- Note: This protective function provides no fault signaling output. The Dead-Time has to be set using the micro-controller (CPU).

### Operation:

- a1. P-side normal ON-signal  $\Rightarrow$  P-side IGBT gate turns ON.
- a2. N-side erroneous ON-signal  $\Rightarrow$  N-side IGBT gate remains OFF.
- a3. While P-side ON-signal remains  $\Rightarrow$  P-side IGBT gate remains ON.
- a4. N-side normal ON-signal  $\Rightarrow$  N-side IGBT gate turns ON.
- b1. N-side normal ON-signal  $\Rightarrow$  N-side IGBT gate turns ON.
- b2. Simultaneous ON-signals  $\Rightarrow$  P-side IGBT gate remains OFF.
- b3. N-side receives OFF-signal  $\Rightarrow$  N-side IGBT gate turns OFF.
- b4. Immediately after (b3)  $\Rightarrow$  P-side IGBT gate turns ON.

#### **RECOMMENDED I/O INTERFACE CIRCUIT**

