TEXAS INSTRUMENTS

SN74AUP1G74

SCES644D – MARCH 2006 – REVISED DECEMBER 2015

SN74AUP1G74 Low-Power Single Positive-Edge-Triggered D-Type Flip-Flop With Clear and Preset

1 Features

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption: I_{CC} = 0.9 μA Maximum
- Low Dynamic-Power Consumption: C_{pd} = 5.5 pF Typical at 3.3 V
- Low Input Capacitance: C_i = 1.5 pF Typical
- Low Noise – Overshoot and Undershoot < 10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V_{hys} = 250 mV Typical at 3.3 V)
- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 5 ns Maximum at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)

2 Applications

- Servers
- LED Displays
- Network Switches
- Telecom Infrastructure
- Motor Drivers
- I/O Expanders

3 Description

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life. This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 6).

Device Information[1]

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN74AUP1G74YFP	DSBGA (8)	1.56 mm × 0.76 mm
SN74AUP1G74YZP	DSBGA (8)	1.86 mm × 0.89 mm
SN74AUP1G74DCU	VSSOP (8)	2.30 mm × 2.00 mm
SN74AUP1G74DQE	X2SON (8)	1.40 mm × 1.00 mm
SN74AUP1G74RSE	UQFN (8)	1.50 mm × 1.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

AUP – The Lowest-Power Family

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision C (March 2010) to Revision D   **Page**

5 Pin Configuration and Functions

DCU Package
8-Pin VSSOP
Top View

```
CLK   | 1      8 |  V_CC
D     | 2      7 |  PRE
Q̄     | 3      6 |  CLR
GND   | 4      5 |  Q
```

DQE Package
8-Pin X2SON
Top View

```
CLK   | 1      8 |  V_CC
D     | 2      7 |  PRE
Q̄     | 3      6 |  CLR
GND   | 4      5 |  Q
```

RSE Package
8-Pin UQFN
Top View

```
            V_CC
           
PRE  | 1    8    7 |  CLK
CLR  | 2         6 |  D
Q    | 3    4    5 |  Q̄
           
            GND
```

YFP or YZP Package
8-Pin DSBGA
Top View

```
CLK   (A1) 1 8 (A2)  V_CC
D     (B1) 2 7 (B2)  PRE
Q̄     (C1) 3 6 (C2)  CLR
GND   (D1) 4 5 (D2)  Q
```

Pin Functions[1]

PIN				I/O	DESCRIPTION
NAME	VSSOP, X2SON	UQFN	DSBGA		
CLK	1	7	A1	I	Rising edge triggered clock signal input
CLR	6	2	C2	I	Clear, Active low
D	2	6	B1	I	Data input
GND	4	4	D1	—	Ground
PRE	7	1	B2	I	Preset, Active low
Q	5	3	D2	O	Output
Q̄	3	5	C1	O	Inverted output
V_CC	8	8	A2	—	Power supply

(1) See *Mechanical, Packaging, and Orderable Information* for dimensions.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		−0.5	4.6	V
V_I	Input voltage[2]		−0.5	4.6	V
V_O	Voltage applied to any output in the high-impedance or power-off state[2]		−0.5	4.6	V
V_O	Output voltage in the high or low state[2]		−0.5	V_{CC} + 0.5	V
I_{IK}	Input clamp current	$V_I < 0$		−50	mA
I_{OK}	Output clamp current	$V_O < 0$		−50	mA
I_O	Continuous output current			±20	mA
	Continuous current through V_{CC} or GND			±50	mA
T_J	Junction temperature			150	°C
T_{stg}	Storage temperature		−65	150	

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1]	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101[2]	±1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions[1]

			MIN	MAX	UNIT
V_{CC}	Supply voltage		0.8	3.6	V
V_{IH}	High-level input voltage	V_{CC} = 0.8 V	V_{CC}		V
		V_{CC} = 1.1 V to 1.95 V	$0.7 \times V_{CC}$		
		V_{CC} = 2.3 V to 2.7 V	1.6		
		V_{CC} = 3 V to 3.6 V	2		
V_{IL}	Low-level input voltage	V_{CC} = 0.8 V		0	V
		V_{CC} = 1.1 V to 1.95 V		$0.3 \times V_{CC}$	
		V_{CC} = 2.3 V to 2.7 V		0.7	
		V_{CC} = 3 V to 3.6 V		0.9	
V_I	Input voltage		0	3.6	V
V_O	Output voltage		0	V_{CC}	V
I_{OH}	High-level output current	V_{CC} = 0.8 V		−20	µA
		V_{CC} = 1.1 V		−1.1	mA
		V_{CC} = 1.4 V		−1.7	
		V_{CC} = 1.65		−1.9	
		V_{CC} = 2.3 V		−3.1	
		V_{CC} = 3 V		−4	

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Product Folder Links: *SN74AUP1G74*

Recommended Operating Conditions[1] (continued)

			MIN	MAX	UNIT
I_{OL}	Low-level output current	V_{CC} = 0.8 V		20	µA
		V_{CC} = 1.1 V		1.1	mA
		V_{CC} = 1.4 V		1.7	
		V_{CC} = 1.65 V		1.9	
		V_{CC} = 2.3 V		3.1	
		V_{CC} = 3 V		4	
Δt/Δv	Input transition rise or fall rate	V_{CC} = 0.8 V to 3.6 V		200	ns/V
T_A	Operating free-air temperature		−40	85	°C

6.4 Thermal Information

	THERMAL METRIC[1]	SN74AUP1G74				UNIT
		DCU (VSSOP)	DQE (X2SON)	RSE (UQFN)	YFP/YZP (DSBGA)	
		8 PINS	8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	227	261	253	102	°C/W

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

6.5 Electrical Characteristics, T_A = 25°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OH}		I_{OH} = −20 µA	0.8 V to 3.6 V	V_{CC} − 0.1			V
		I_{OH} = −1.1 mA	1.1 V	0.7 × V_{CC}			
		I_{OH} = −1.7 mA	1.4 V	1.11			
		I_{OH} = −1.9 mA	1.65 V	1.32			
		I_{OH} = −2.3 mA	2.3 V	2.05			
		I_{OH} = −3.1 mA		1.9			
		I_{OH} = −2.7 mA	3 V	2.72			
		I_{OH} = −4 mA		2.6			
V_{OL}		I_{OL} = 20 µA	0.8 V to 3.6 V			0.1	V
		I_{OL} = 1.1 mA	1.1 V			0.3 × V_{CC}	
		I_{OL} = 1.7 mA	1.4 V			0.31	
		I_{OL} = 1.9 mA	1.65 V			0.31	
		I_{OL} = 2.3 mA	2.3 V			0.31	
		I_{OL} = 3.1 mA				0.44	
		I_{OL} = 2.7 mA	3 V			0.31	
		I_{OL} = 4 mA				0.44	
I_I	A or B input	V_I = GND to 3.6 V	0 V to 3.6 V			0.1	µA
I_{off}		V_I or V_O = 0 V to 3.6 V	0 V			0.2	µA
$ΔI_{off}$		V_I or V_O = 0 V to 3.6 V	0 V to 0.2 V			0.2	µA
I_{CC}		V_I = GND or (V_{CC} to 3.6 V), I_O = 0	0.8 V to 3.6 V			0.5	µA
$ΔI_{CC}$		V_I = V_{CC} − 0.6 V[1], I_O = 0	3.3 V			40	µA
C_i		V_I = V_{CC} or GND	0 V		1.5		pF
			3.6 V		1.5		
C_o		V_O = GND	0 V		3		pF

(1) One input at V_{CC} − 0.6 V, other input at V_{CC} or GND

6.6 Electrical Characteristics, T_A = –40°C to +85°C

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V_{CC}	MIN	TYP	MAX	UNIT
V_{OH}		I_{OH} = –20 µA	0.8 V to 3.6 V	V_{CC} – 0.1			V
		I_{OH} = –1.1 mA	1.1 V	0.7 × V_{CC}			
		I_{OH} = –1.7 mA	1.4 V	1.03			
		I_{OH} = –1.9 mA	1.65 V	1.3			
		I_{OH} = –2.3 mA	2.3 V	1.97			
		I_{OH} = –3.1 mA		1.85			
		I_{OH} = –2.7 mA	3 V	2.67			
		I_{OH} = –4 mA		2.55			
V_{OL}		I_{OL} = 20 µA	0.8 V to 3.6 V			0.1	V
		I_{OL} = 1.1 mA	1.1 V			0.3 × V_{CC}	
		I_{OL} = 1.7 mA	1.4 V			0.37	
		I_{OL} = 1.9 mA	1.65 V			0.35	
		I_{OL} = 2.3 mA	2.3 V			0.33	
		I_{OL} = 3.1 mA				0.45	
		I_{OL} = 2.7 mA	3 V			0.33	
		I_{OL} = 4 mA				0.45	
I_I	A or B input	V_I = GND to 3.6 V	0 V to 3.6 V			0.5	µA
I_{off}		V_I or V_O = 0 V to 3.6 V	0 V			0.6	µA
ΔI_{off}		V_I or V_O = 0 V to 3.6 V	0 V to 0.2 V			0.6	µA
I_{CC}		V_I = GND or (V_{CC} to 3.6 V), I_O = 0	0.8 V to 3.6 V			0.9	µA
ΔI_{CC}		V_I = V_{CC} – 0.6 V[(1)], I_O = 0	3.3 V			50	µA
C_i		V_I = V_{CC} or GND	0 V				pF
			3.6 V				
C_o		V_O = GND	0 V				pF

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

Product Folder Links: *SN74AUP1G74*

6.7 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

			V$_{CC}$	MIN[1]	TYP[2]	MAX[1]	UNIT
f$_{clock}$	Clock frequency		0.8 V		21		MHz
			1.2 V ± 0.1 V			40	
			1.5 V ± 0.1 V			50	
			1.8 V ± 0.15 V			60	
			2.5 V ± 0.2 V			90	
			3.3 V ± 0.3 V			90	
t$_w$	Pulse duration	CLK high or low	0.8 V		3.5		ns
			1.2 V ± 0.1 V	2			
			1.5 V ± 0.1 V	2			
			1.8 V ± 0.15 V	2			
			2.5 V ± 0.2 V	2			
			3.3 V ± 0.3 V	2			
		PRE or CLR low	0.8 V		4.5		
			1.2 V ± 0.1 V	2			
			1.5 V ± 0.1 V	2			
			1.8 V ± 0.15 V	2			
			2.5 V ± 0.2 V	2			
			3.3 V ± 0.3 V	2			
t$_{su}$	Setup time before CLK↑	Data high	0.8 V		3		ns
			1.2 V ± 0.1 V	1.3			
			1.5 V ± 0.1 V	1			
			1.8 V ± 0.15 V	1			
			2.5 V ± 0.2 V	0.5			
			3.3 V ± 0.3 V	0.5			
		Data low	0.8 V		1		
			1.2 V ± 0.1 V	1.2			
			1.5 V ± 0.1 V	1			
			1.8 V ± 0.15 V	1			
			2.5 V ± 0.2 V	1			
			3.3 V ± 0.3 V	1			
		PRE or CLR inactive	0.8 V		1		
			1.2 V ± 0.1 V	0.5			
			1.5 V ± 0.1 V	0.5			
			1.8 V ± 0.15 V	0.5			
			2.5 V ± 0.2 V	0.5			
			3.3 V ± 0.3 V	0.5			
t$_h$	Hold time, data after CLK↑		0.8 V		0		ns
			1.2 V ± 0.1 V	0			
			1.5 V ± 0.1 V	0			
			1.8 V ± 0.15 V	0			
			2.5 V ± 0.2 V	0			
			3.3 V ± 0.3 V	0			

(1)   Minimum and maximum values are for T$_A$ = −40°C to +85°C
(2)   Typicals are for T$_A$ = 25°C

6.8 Switching Characteristics, C_L = 5 pF

over recommended operating free-air temperature range, C_L = 5 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	T_A = 25°C		60		MHz
			1.2 V ± 0.1 V	T_A = 25°C		80		
				T_A = −40°C to 85°C	60			
			1.5 V ± 0.1 V	T_A = 25°C		125		
				T_A = −40°C to 85°C	90			
			1.8 V ± 0.15 V	T_A = 25°C		150		
				T_A = −40°C to 85°C	120			
			2.5 V ± 0.2 V	T_A = 25°C		180		
				T_A = −40°C to 85°C	160			
			3.3 V ± 0.3 V	T_A = 25°C		190		
				T_A = −40°C to 85°C	180			
t_{pd}	CLK	Q	0.8 V	T_A = 25°C		31		ns
			1.2 V ± 0.1 V	T_A = 25°C	2	10	20	
				T_A = −40°C to 85°C	2.7		20.4	
			1.5 V ± 0.1 V	T_A = 25°C	2	6	12	
				T_A = −40°C to 85°C	1.9		12.4	
			1.8 V ± 0.15 V	T_A = 25°C	2	5	9	
				T_A = −40°C to 85°C	1.4		9.5	
			2.5 V ± 0.2 V	T_A = 25°C	2	3	6	
				T_A = −40°C to 85°C	1.1		6.2	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	4	
				T_A = −40°C to 85°C	1		4.7	
		$\overline{Q}$	0.8 V	T_A = 25°C		28		
			1.2 V ± 0.1 V	T_A = 25°C	2	9	19	
				T_A = −40°C to 85°C	2.4		19	
			1.5 V ± 0.1 V	T_A = 25°C	2	6	11	
				T_A = −40°C to 85°C	1.6		11.8	
			1.8 V ± 0.15 V	T_A = 25°C	2	5	9	
				T_A = −40°C to 85°C	1.3		9	
			2.5 V ± 0.2 V	T_A = 25°C	2	3	6	
				T_A = −40°C to 85°C	1.1		6	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	4	
				T_A = −40°C to 85°C	1		4.6	
	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	0.8 V	T_A = 25°C		26		
			1.2 V ± 0.1 V	T_A = 25°C	2	9	20	
				T_A = −40°C to 85°C	2		20	
			1.5 V ± 0.1 V	T_A = 25°C	2	6	12	
				T_A = −40°C to 85°C	1.5		13	
			1.8 V ± 0.15 V	T_A = 25°C	2	5	9	
				T_A = −40°C to 85°C	1.3		10	
			2.5 V ± 0.2 V	T_A = 25°C	2	3	6	
				T_A = −40°C to 85°C	1		7	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	5	
				T_A = −40°C to 85°C	1		5	

Product Folder Links: *SN74AUP1G74*

6.9 Switching Characteristics, C_L = 10 pF

over recommended operating free-air temperature range, C_L = 10 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	T_A = 25°C		46		MHz
			1.2 V ± 0.1 V	T_A = 25°C		65		
				T_A = −40°C to 85°C	50			
			1.5 V ± 0.1 V	T_A = 25°C		95		
				T_A = −40°C to 85°C	55			
			1.8 V ± 0.15 V	T_A = 25°C		110		
				T_A = −40°C to 85°C	60			
			2.5 V ± 0.2 V	T_A = 25°C		170		
				T_A = −40°C to 85°C	130			
			3.3 V ± 0.3 V	T_A = 25°C		180		
				T_A = −40°C to 85°C	160			
t_{pd}	CLK	Q	0.8 V	T_A = 25°C		33		ns
			1.2 V ± 0.1 V	T_A = 25°C	2	10	22	
				T_A = −40°C to 85°C	3.4		21.8	
			1.5 V ± 0.1 V	T_A = 25°C	2	7	13	
				T_A = −40°C to 85°C	2.4		13.5	
			1.8 V ± 0.15 V	T_A = 25°C	2	6	10	
				T_A = −40°C to 85°C	1.9		10.4	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	6	
				T_A = −40°C to 85°C	1.5		7	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	5	
				T_A = −40°C to 85°C	1.2		5.3	
		$\overline{Q}$	0.8 V	T_A = 25°C		30		
			1.2 V ± 0.1 V	T_A = 25°C	2	10	20	
				T_A = −40°C to 85°C	3		20.3	
			1.5 V ± 0.1 V	T_A = 25°C	2	7	12	
				T_A = −40°C to 85°C	2.2		12.8	
			1.8 V ± 0.15 V	T_A = 25°C	2	5	9	
				T_A = −40°C to 85°C	1.8		9.9	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	6	
				T_A = −40°C to 85°C	1.3		6.7	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	5	
				T_A = −40°C to 85°C	1.1		5.2	
	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	0.8 V	T_A = 25°C		29		
			1.2 V ± 0.1 V	T_A = 25°C	2	10	21	
				T_A = −40°C to 85°C	2		21.4	
			1.5 V ± 0.1 V	T_A = 25°C	2	7	13	
				T_A = −40°C to 85°C	2		13.8	
			1.8 V ± 0.15 V	T_A = 25°C	2	5	10	
				T_A = −40°C to 85°C	2		10.8	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	7	
				T_A = −40°C to 85°C	1.5		7.4	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	5	
				T_A = −40°C to 85°C	1.5		5.8	

Product Folder Links: SN74AUP1G74

6.10 Switching Characteristics, C_L = 15 pF

over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	T_A	MIN	TYP	MAX	UNIT
f_{max}			0.8 V	T_A = 25°C		41		MHz
			1.2 V ± 0.1 V	T_A = 25°C		75		
				T_A = −40°C to 85°C	50			
			1.5 V ± 0.1 V	T_A = 25°C		95		
				T_A = −40°C to 85°C	55			
			1.8 V ± 0.15 V	T_A = 25°C		100		
				T_A = −40°C to 85°C	60			
			2.5 V ± 0.2 V	T_A = 25°C		150		
				T_A = −40°C to 85°C	130			
			3.3 V ± 0.3 V	T_A = 25°C		200		
				T_A = −40°C to 85°C	160			
t_{pd}	CLK	Q	0.8 V	T_A = 25°C		35		ns
			1.2 V ± 0.1 V	T_A = 25°C	2	12	23.1	
				T_A = −40°C to 85°C	4.1		23.2	
			1.5 V ± 0.1 V	T_A = 25°C	2	8	14.1	
				T_A = −40°C to 85°C	2.9		14.6	
			1.8 V ± 0.15 V	T_A = 25°C	2	6	10.7	
				T_A = −40°C to 85°C	2.4		11.3	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	7	
				T_A = −40°C to 85°C	1.9		7.6	
			3.3 V ± 0.3 V	T_A = 25°C	2	4	5.4	
				T_A = −40°C to 85°C	1.6		5.9	
		$\overline{Q}$	0.8 V	T_A = 25°C		32		
			1.2 V ± 0.1 V	T_A = 25°C	2	11	21.8	
				T_A = −40°C to 85°C	3.7		21.8	
			1.5 V ± 0.1 V	T_A = 25°C	2	7	13.5	
				T_A = −40°C to 85°C	2.6		14	
			1.8 V ± 0.15 V	T_A = 25°C	2	6	10.4	
				T_A = −40°C to 85°C	2.2		10.9	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	7.1	
				T_A = −40°C to 85°C	1.7		7.5	
			3.3 V ± 0.3 V	T_A = 25°C	2	3	5.4	
				T_A = −40°C to 85°C	1.4		5.8	
	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	0.8 V	T_A = 25°C		31		
			1.2 V ± 0.1 V	T_A = 25°C	2	11	23	
				T_A = −40°C to 85°C	2		22.9	
			1.5 V ± 0.1 V	T_A = 25°C	2	7	14	
				T_A = −40°C to 85°C	2		14.9	
			1.8 V ± 0.15 V	T_A = 25°C	2	6	11	
				T_A = −40°C to 85°C	2		11.7	
			2.5 V ± 0.2 V	T_A = 25°C	2	4	7	
				T_A = −40°C to 85°C	2		8.1	
			3.3 V ± 0.3 V	T_A = 25°C	2	4	6	
				T_A = −40°C to 85°C	1.5		6.4	

Product Folder Links: *SN74AUP1G74*

6.11 Switching Characteristics, C$_L$ = 30 pF

over recommended operating free-air temperature range, C$_L$ = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V$_{CC}$	T$_A$	MIN	TYP	MAX	UNIT
f$_{max}$			0.8 V	T$_A$ = 25°C		21		MHz
			1.2 V ± 0.1 V	T$_A$ = 25°C		50		
				T$_A$ = −40°C to 85°C	40			
			1.5 V ± 0.1 V	T$_A$ = 25°C		60		
				T$_A$ = −40°C to 85°C	50			
			1.8 V ± 0.15 V	T$_A$ = 25°C		75		
				T$_A$ = −40°C to 85°C	70			
			2.5 V ± 0.2 V	T$_A$ = 25°C		100		
				T$_A$ = −40°C to 85°C	90			
			3.3 V ± 0.3 V	T$_A$ = 25°C		100		
				T$_A$ = −40°C to 85°C	90			
t$_{pd}$	CLK	Q	0.8 V	T$_A$ = 25°C		32		ns
			1.2 V ± 0.1 V	T$_A$ = 25°C	3	14	27	
				T$_A$ = −40°C to 85°C	5.9		27	
			1.5 V ± 0.1 V	T$_A$ = 25°C	3	10	17	
				T$_A$ = −40°C to 85°C	4.4		17.2	
			1.8 V ± 0.15 V	T$_A$ = 25°C	3	8	13	
				T$_A$ = −40°C to 85°C	3.6		13.4	
			2.5 V ± 0.2 V	T$_A$ = 25°C	3	6	9	
				T$_A$ = −40°C to 85°C	3		9.2	
			3.3 V ± 0.3 V	T$_A$ = 25°C	3	5	7	
				T$_A$ = −40°C to 85°C	2.6		7.2	
		$\overline{Q}$	0.8 V	T$_A$ = 25°C		40		
			1.2 V ± 0.1 V	T$_A$ = 25°C	3	13	26	
				T$_A$ = −40°C to 85°C	5.5		25.9	
			1.5 V ± 0.1 V	T$_A$ = 25°C	3	9	16	
				T$_A$ = −40°C to 85°C	4.1		16.8	
			1.8 V ± 0.15 V	T$_A$ = 25°C	3	7	13	
				T$_A$ = −40°C to 85°C	3.5		13.2	
			2.5 V ± 0.2 V	T$_A$ = 25°C	3	5	9	
				T$_A$ = −40°C to 85°C	2.7		9.2	
			3.3 V ± 0.3 V	T$_A$ = 25°C	3	5	7	
				T$_A$ = −40°C to 85°C	2.4		7.2	
	$\overline{PRE}$ or $\overline{CLR}$	Q or $\overline{Q}$	0.8 V	T$_A$ = 25°C		38		
			1.2 V ± 0.1 V	T$_A$ = 25°C	3	13	26	
				T$_A$ = −40°C to 85°C	3		27	
			1.5 V ± 0.1 V	T$_A$ = 25°C	3	9	17	
				T$_A$ = −40°C to 85°C	3		17.4	
			1.8 V ± 0.15 V	T$_A$ = 25°C	3	8	13	
				T$_A$ = −40°C to 85°C	3		14	
			2.5 V ± 0.2 V	T$_A$ = 25°C	3	6	9	
				T$_A$ = −40°C to 85°C	3		10	
			3.3 V ± 0.3 V	T$_A$ = 25°C	3	5	7	
				T$_A$ = −40°C to 85°C	2.5		8	

Submit Documentation Feedback   11

Product Folder Links: *SN74AUP1G74*

6.12 Operating Characteristics

$T_A = 25°C$

PARAMETER		TEST CONDITIONS	V_{CC}	TYP	UNIT
C_{pd}	Power dissipation capacitance	f = 10 MHz	0.8 V	5.5	pF
			1.2 V ± 0.1 V	5.5	
			1.5 V ± 0.1 V	5.5	
			1.8 V ± 0.15 V	5.5	
			2.5 V ± 0.2 V	5.5	
			3.3 V ± 0.3 V	5.5	

6.13 Typical Characteristics

(1) Single, dual and triple gates

**Figure 1. Static Power Consumption
for AUP Devices (µA)**

(1) Single, dual and triple gates

**Figure 2. Dynamic Power Consumption
for AUP Devices (pF)**

7 Parameter Measurement Information

7.1 Propagation Delays, Setup and Hold Times, and Pulse Width)

LOAD CIRCUIT

	V_{CC} = 0.8 V	V_{CC} = 1.2 V ± 0.1 V	V_{CC} = 1.5 V ± 0.1 V	V_{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V ± 0.2 V	V_{CC} = 3.3 V ± 0.3 V
C_L V_M V_I	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}	5, 10, 15, 30 pF $V_{CC}/2$ V_{CC}

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

VOLTAGE WAVEFORMS PULSE DURATION

VOLTAGE WAVEFORMS SETUP AND HOLD TIMES

NOTES: A. C_L includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f = 3 ns.
C. The outputs are measured one at a time, with one transition per measurement.
D. t_{PLH} and t_{PHL} are the same as t_{pd}.
E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

7.2 Enable and Disable Times

LOAD CIRCUIT

TEST	S1
t_{PLZ}/t_{PZL}	$2 \times V_{CC}$
t_{PHZ}/t_{PZH}	GND

	$V_{CC} = 0.8$ V	$V_{CC} = 1.2$ V ± 0.1 V	$V_{CC} = 1.5$ V ± 0.1 V	$V_{CC} = 1.8$ V ± 0.15 V	$V_{CC} = 2.5$ V ± 0.2 V	$V_{CC} = 3.3$ V ± 0.3 V
C_L	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V_M	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_I	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}	V_{CC}
V_Δ	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

NOTES: A. C_L includes probe and jig capacitance.
      B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
         Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
      C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, $Z_O = 50$ Ω, $t_r/t_f = 3$ ns.
      D. The outputs are measured one at a time, with one transition per measurement.
      E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
      F. t_{PZL} and t_{PZH} are the same as t_{en}.
      G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

8 Detailed Description

8.1 Overview

This single positive-edge-triggered D-type flip-flop is designed for 0.8-V to 3.6-V V_{CC} operation.

A low level at the preset ($\overline{\text{PRE}}$) or clear ($\overline{\text{CLR}}$) input sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text{PRE}}$ and $\overline{\text{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. When both the $\overline{\text{CLR}}$ and $\overline{\text{PRE}}$ inputs are set low, the $\overline{\text{CLR}}$ input will override the $\overline{\text{PRE}}$ input.

NanoStar package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

8.2 Functional Block Diagram

Pin numbers shown are for the DCU and DQE packages

8.3 Feature Description

This device is available in the Texas Instrument's NanoStar package. It has low static-power consumption of 0.9 uA maximum. It has low noise with overshoot and undershoot at less than ten percent of V_{CC}. It supports partial-power-down mode operation, which is specified by I_{off}. The Schmitt-trigger inputs allow for slow or noisy input signals. The device has a wide operating voltage range of 0.8 V to 3.6 V, and is optimized for 3.3 V. It has low propagation delay of 5 ns maximum at 3.3 V.

8.4 Device Functional Modes

Table 1 lists the functional modes of the SN74AUP1G74.

Table 1. Function Table

INPUTS				OUTPUTS	
$\overline{\text{PRE}}$	$\overline{\text{CLR}}$	CLK	D	Q	$\overline{\text{Q}}$
L	H	X	X	H	L
X	L	X	X	L	H
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\overline{Q}_0$

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74AUP1G74 can be used to control a power button input. Tying $\overline{Q}$ to D will switch the output between high and low each time that a high signal is sent to CLK from the push button.

A low level at the preset ($\overline{PRE}$) or clear ($\overline{CLR}$) input sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{PRE}$ and $\overline{CLR}$ are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

The resistor and capacitor at the $\overline{CLR}$ pin are optional. If they are not used, the $\overline{CLR}$ pin must be connected directly to V_{CC} to be inactive.

9.2 Typical Power Button Circuit

Figure 5. Device Power Button Circuit

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. Outputs can be combined to produce higher drive but the high drive will also create faster edges into light loads so routing and load conditions must be considered to prevent ringing.

9.2.2 Detailed Design Procedure

1. Recommended Input Conditions:
   – For rise time and fall time specifications, see ($\Delta t/\Delta V$) in *Recommended Operating Conditions*.
   – For specified high and low levels, see (V_{IH} and V_{IL}) in Recommended Operating Conditions.
   – Inputs are overvoltage tolerant allowing them to go as high as 4.6 V at any valid V_{CC}.
2. Recommend Output Conditions:
   – Series resistors on the output may be used if the user desires to slow the output edge signal or limit the output current.

Product Folder Links: *SN74AUP1G74*

Typical Power Button Circuit (continued)

9.2.3 Application Curve

AUP1G08 data at C_L = 15 pF

Figure 6. Switching Characteristics at 25 MHz

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin must have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1-µF capacitor, and if there are multiple V_{CC} pins, then TI recommends a 0.01-µF or 0.022-µF capacitor for each power pin. It is ok to parallel multiple bypass caps to reject different frequencies of noise. 0.1-µF and 1-µF capacitors are commonly used in parallel. The bypass capacitor must be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple bit logic devices inputs must not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

11.2 Layout Example

Figure 7. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

NanoStar, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

TEXAS
INSTRUMENTS

www.ti.com

8-May-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G74DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R	Samples
SN74AUP1G74DCURG4	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R	Samples
SN74AUP1G74DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74RSER	ACTIVE	UQFN	RSE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN	Samples
SN74AUP1G74YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP1G74DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP1G74RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G74DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
SN74AUP1G74DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AUP1G74RSER	UQFN	RSE	8	5000	202.0	201.0	28.0
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R−PDSO−G8)   PLASTIC SMALL−OUTLINE PACKAGE (DIE DOWN)

4200503/F 07/05

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
         D. Falls within JEDEC MO−187 variation CA.

TEXAS
INSTRUMENTS
www.ti.com

DCU (S—PDSO—G8)   PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)

Example Board Layout
(Note C,E)

6x 0,5

3,1

0,3

0,8

0,05

All Around

Example
Solder Mask Opening

Pad Geometry

Example Stencil Design
(Note D)

8x 0,25

6x 0,5

8x 0,75

3,1

4210064/C 04/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC—7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC—7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

DQE (R−PX2SON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Pin 1 Index Area

1,45 / 1,35   A

B

1,05 / 0,95

// 0,05 C

0,40 / 0,34

0,13 Nominal Lead Frame

Seating Plane

0,05 / 0,00
Seating Height

C

0,05 C

1,05

0,35

0,45 / 0,35

7X 0,35 / 0,25

Pin 1 Identifier

8X 0,20 / 0,15

⊕ | 0,07 Ⓜ | C | A | B
    0,05 Ⓜ | C

Bottom View

4209779/B 10/2008

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   SON (Small Outline No−Lead) package configuration.
         D.   This package complies to JEDEC MO−287 variation X2EAF.

DQE (R−PX2SON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Example Stencil Design
(Note E)

0,20 8x

0,35 6x

0,53 8x

0,14 1,20

0,70

0,165 8x

0,35 6x

0,53 8x

0,14 1,20

0,70

Example Solder Mask Clearance
(Note D)

0,20

0,53

0,05
All Around

Example Pad Geometry
(Note C)

4211032/C 10/12

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC−7351 is recommended for alternate designs.
D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
G. Over−printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further
reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
I. Component placement force should be minimized to prevent excessive paste block deformation.

Texas Instruments
www.ti.com

PIN 1 INDEX AREA

B

1.55
1.45

A

1.55
1.45

0.6
0.5

C

SEATING PLANE

0.05
0.00

0.05 C

2X 0.35
0.25

0.1 (M) C A B
0.05 (M) C

6X 0.4
0.3

2X 0.45
0.35

4

3

5

SYMM

2X
1

2X 0.25
0.15

1

4X 0.5

7

0.1 (M) C A B
0.05 (M) C

8

SYMM

PIN 1 ID
(45° X 0.1)

4X 0.3
0.2

0.1 (M) C A B
0.05 (M) C

(0.12)
TYP

4220323/B   03/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.

SYMM
℄

(R0.05) TYP

8

2X (0.6)

6X (0.55)

1

4X (0.25)

7

SYMM
℄

4X (0.5)

2X (0.2)

(1.3)

3

5

4

2X (0.3)

(1.35)

LAND PATTERN EXAMPLE
SCALE:30X

0.07 MAX
ALL AROUND

METAL

SOLDER MASK
OPENING

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

SOLDER MASK
OPENING

METAL
UNDER
SOLDER MASK

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
NOT TO SCALE

4220323/B   03/2018

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICKNESS
SCALE: 30X

4220323/B   03/2018

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

B ◄─── E ───► A

BALL A1
CORNER

D

0.5 MAX

C

SEATING PLANE

0.19
0.15

⌒ 0.05 C

BALL TYP

0.5 TYP

D

C

SYMM
₵

1.5
TYP

B

0.5
TYP

A

D: Max = 1.918 mm, Min =1.858 mm

E: Max = 0.918 mm, Min =0.858 mm

8X ∅ 0.25
0.21

1   2

⊕ 0.015Ⓜ C A B

SYMM
₵

4223082/A   07/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.

8X ($\varnothing$ 0.23)

(0.5) TYP

(0.5) TYP

1

2

A

B

C

D

SYMM ϕ

SYMM ϕ

LAND PATTERN EXAMPLE
SCALE:40X

SOLDER MASK
OPENING

0.05 MAX

($\varnothing$ 0.23)
METAL

NON-SOLDER MASK
DEFINED
(PREFERRED)

0.05 MIN

($\varnothing$ 0.23)
SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
NOT TO SCALE

4223082/A   07/2016

NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
   For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).

(0.5) TYP

8X (☐ 0.25)

(R0.05) TYP

1   2

A

(0.5)
TYP

B

SYMM
℄

C

METAL
TYP

D

SYMM
℄

SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4223082/A   07/2016

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

YFP (R−XBGA−N8)   DIE−SIZE BALL GRID ARRAY

E

A

D

Ball A1 Index Area

0,40

0,20

D

C

B

A

1   2

0,20

1,20

0,40

Bottom View

8X Ø 0,25 / 0,21

⊕ Ø 0,015 Ⓜ C A B

0,50 Max

0,05 C

Seating Plane

0,19 / 0,13

C

D: Max = 1.59 mm, Min = 1.53 mm

E: Max = 0.79 mm, Min = 0.73 mm

4206986−4/T 05/13

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B. This drawing is subject to change without notice.
         C. NanoFree™ package configuration.

IMPORTANT NOTICE