

Texas **INSTRUMENTS**

[TPS62120](http://www.ti.com/product/tps62120?qgpn=tps62120), [TPS62122](http://www.ti.com/product/tps62122?qgpn=tps62122)

SLVSAD5A –JULY 2010–REVISED AUGUST 2015

TPS6212x 15-V, 75-mA Highly Efficient Buck Converter

-
- Up to 96% Efficiency
-
-
-
-
-
-
-
- DFN 6-Pin (TPS62122) Package operation.
Internal Soft Start
-
- Power Good Open Drain Output (TPS62120)
-
-

-
-
-
-

3 Description

The TPS6212x device is a highly efficient synchronous step-down DC-DC converter optimized for low-power applications. The device supports up to 75-mA output current and allows the use of tiny (1) For all available packages, see the orderable addendum at external inductors and capacitors. external inductors and capacitors.

Typical Application Schematic Efficiency vs Output Current

1 Features 1 Features The wide operating input voltage range of 2 V to 15 V supports energy harvesting, battery powered and as Wide Input Voltage Range: 2 V to 15 V well 9-V or 12-V line powered applications.

With its advanced hysteretic control scheme, the Fower Save Mode With 11-µA Quiescent Current

converter provides power save mode operation. At

light loads the converter operates in pulse frequency light loads the converter operates in pulse frequency • Output Voltage Range: 1.2 V to 5.5 V modulation (PFM) mode and transitions automatically in pulse width modulation (PWM) mode at higher load Up to 800-kHz Switch Frequency
Currents. The power save mode maintains high
Synchronous Converter, No External Rectifier
Afficiency over the entire load current range. The efficiency over the entire load current range. The Low Output Ripple Voltage

100% Duty Cycle for Lowest Dropout

100% Duty Cycle for Lowest Dropout

lettermannimized in PFM mode in order to reduce output ripple voltage in PFM mode in order to reduce output
• 100% Duty Cycle for Lowest Dropout
• 10-yi A quiescent current from VIN in PFM mode µA quiescent current from VIN in PFM mode

In shutdown mode, the device is turned off.

An open-drain power good output is available in the For Open-Drain Output for Output Discharge

TPS62120 and indicates once the output voltage is in

2.5-V Rising and 1.85-V Falling UVLO Thresholds
 $\frac{1}{2}$ TPS62120 and indicates once the output voltage is in
 $\frac{1}{2}$ T

The TPS62120 has an additional SGND pin which is connected to GND during shutdown mode. This **² Applications** output can be used to discharge the output capacitor.

Low Power RF Applications

Ultra Low Power Microprocessors

Ultra Low Power Microprocessors

The TPS62120 is available range of -40° C to 85 $^{\circ}$ C. The TPS62120 is available • Energy Harvesting in a small 8-pin SOT-23 package and the TPS62122 Industrial Measuring **in a 2 mm x 2 mm 6-pin DFN package.** • in a 2 mm x 2 mm 6-pin DFN package.

Device Information[\(1\)](#page-0-0)

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (July 2010) to Revision A Page

Texas
Instruments

5 Device Comparison Table

(1) The DCN package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel, T suffix for 250 parts per reel.
(2) The DRV package is available in tape on reel. Add R suffix to order quantities The DRV package is available in tape on reel. Add R suffix to order quantities of 3000 parts per reel, T suffix for 250 parts per reel.

6 Pin Configuration and Functions

Pin Functions

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) $⁽¹⁾$ </sup>

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal GND.

7.2 ESD Ratings

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ($T_{A(max)}$) is dependent on the maximum operating junction temperature ($T_{J(max)}$), the maximum power dissipation of the device in the application $(P_{D(max)})$, and the junction-to-ambient thermal resistance of the part/package in the application ($R_{\theta JA}$), as given by the following equation: $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$.

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC PackageThermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/SPRA953)

7.5 Electrical Characteristics

 $\rm V_{IN}$ = 8 V, $\rm V_{OUT}$ = 1.8 V, EN = V_{IN}, T $_{\rm J}$ = –40°C to 85°C, typical values are at T $_{\rm J}$ = 25°C (unless otherwise noted), C_{IN} = 4.7 µF, L = 22 μ H, C_{OUT} = 4.7 μ F

(1) The typical required supply voltage for startup is 2.5 V. The part is functional down to the falling UVLO (undervoltage lockout) threshold.

(2) Shutdown current into VIN pin, includes internal leakage.

(3) $V_{OUT} + 1 V \le V_{IN}$; $V_{OUT} \le 5.5 V$

Copyright © 2010–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAD5A&partnum=TPS62120) Feedback* 5

Electrical Characteristics (continued)

 $\rm V_{IN}$ = 8 V, $\rm V_{OUT}$ = 1.8 V, EN = V_{IN}, T $_{\rm J}$ = –40°C to 85°C, typical values are at T $_{\rm J}$ = 25°C (unless otherwise noted), C_{IN} = 4.7 µF, L = 22 μ H, C_{OUT} = 4.7 μ F

(4) Maximum value not production tested.

7.6 Typical Characteristics

8 Detailed Description

8.1 Overview

The TPS6212x synchronous step-down converter family uses an unique hysteretic PFM/PWM controller scheme which enables switching frequencies of up to 800 kHz, excellent transient response and AC load regulation at operation with small output capacitors.

At high load currents the converter operates in quasi fixed frequency pulse width modulation (PWM) mode operation and at light loads in pulse frequency modulation (PFM) mode to maintain highest efficiency over the full load current range. In PFM mode, the device generates a single switch pulse to ramp the inductor current and charge the output capacitor, followed by a sleep period where most of the internal circuits are shutdown to achieve a quiescent current of typically 10 µA. During this time, the load current is supported by the output capacitor. The duration of the sleep period depends on the load current and the inductor peak current.

A significant advantage of TPS6212x compared to other hysteretic controller topologies is its excellent DC and AC load regulation capability in combination with low output voltage ripple over the entire load range which makes this part well suited for audio and RF applications.

8.2 Functional Block Diagram

(1) Function available in TPS62120

8.3 Feature Description

8.3.1 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. The circuit prevents the converter from turning on the high-side MOSFET switch or low-side MOSFET under undefined conditions. The UVLO threshold is set to 2.5 V typical for rising V_{IN} and 1.85 V typical for falling V_{IN} . The hysteresis between rising and falling UVLO threshold ensures proper start-up even with high-impedance sources. Fully functional operation is permitted for an input voltage down to the falling UVLO threshold level. The converter starts operation again once the input voltage trips the rising UVLO threshold level.

8.3.2 Enable and Shutdown

The device starts operation when EN pin is set high and the input voltage V_{IN} has tripped the UVLO threshold for rising V_{IN} . It starts switching after the regulator start-up time t_{Start} of typically 50 µs has expired and enters the soft start as previously described. For proper operation, the EN pin must be terminated and must not be left floating.

EN pin low forces the device into shutdown, with a shutdown quiescent current of typically 0.3 µA.

In this mode, the high-side and low-side MOSFET switches as well as the entire internal-control circuitry are switched off.

In TPS62120 the internal N-MOSFET at pin SGND is activated and connects SGND to GND.

8.3.3 Power Good Output

The Power Good Output is an open-drain output available in TPS62120. The circuit is active once the device is enabled. It is driven by an internal comparator connected to the FB voltage and internal reference. The PG output provides a high level (open-drain high impedance) once the feedback voltage exceeds typical 95% of its nominal value. The PG output is driven to low level once the feedback voltage falls below typical 90% of its nominal value. The PG output is high (high impedance) with an internal delay of typically 2 µs. A pullup resistor is needed to generate a high level and limit the current into the PG pin to 0.5 mA. The PG pin can be connected through pullup resistors to a voltage up to 5.5 V.

The PG output is pulled low if the device is enabled but the input voltage is below the UVLO threshold or the device is turned into shutdown mode.

8.3.4 SGND Open-Drain Output

This is an NMOS open-drain output with a typical R_{DS(ON)} of 370 Ω and can be used to discharge the output capacitor. The internal NMOS connects SGND pin to GND once the device is in shutdown mode or V_{IN} falls below the UVLO threshold during operation. SGND becomes high impedance once the device is enabled and V_{IN} is above the UVLO threshold. If SGND is connected to the output, the output capacitor is discharged through SGND.

8.3.5 Thermal Shutdown

As soon as the junction temperature, $T_{\rm J}$, exceeds 150°C (typical) the device goes into thermal shutdown. In this mode, the high-side and low-side MOSFETs are turned off. The device continues its operation when the junction temperature falls below the thermal shutdown hysteresis.

FXAS ISTRUMENTS

(1)

(2)

8.4 Device Functional Modes

8.4.1 Soft Start

The TPS6212x has an internal soft-start circuit which controls the ramp-up of the output voltage and limits the inrush current during start-up. This limits input voltage drop when a battery or a high-impedance power source is connected to the input of the converter.

The soft-start system generates a monotonic ramp up of the output voltage with a ramp of typically 15 mV/µs and reaches an output voltage of 1.8 V in typically 170 µs after EN pin was pulled high. The TPS6212x is able to start into a prebiased output capacitor. The converter starts with the applied bias voltage and ramps the output voltage to its nominal value.

During start-up the device can provide an output current of half of the high-side MOSFET switch current limit $I_{I,IMF}$. Large output capacitors and high load currents may exceed the current capability of the device during startup. In this case the start-up ramp of the output voltage will be slower.

8.4.2 Main Control Loop

The feedback comparator monitors the voltage on the FB pin and compares it to an internal 800-mV reference voltage.

The feedback comparator trips once the FB voltage falls below the reference voltage. A switching pulse is initiated and the high-side MOSFET switch is turned on. The switch remains turned on at least for the minimum on-time T_{ONmin} of typical 700 ns until the feedback voltage is above the reference voltage or the inductor current reaches the high-side MOSFET switch current limit I_{LIMF}. Once the high-side MOSFET switch turns off, the lowside MOSFET switch is turned on and the inductor current ramps down. The switch is turned on at least for the minimum off time T_{OFFmin} of typically 60 ns. The low-side MOSFET switch stays turned on until the FB voltage falls below the internal reference and trips the FB comparator again. This will turn on the high-side MOSFET switch for a new switching cycle.

If the feedback voltage stays above the internal reference the low-side MOSFET switch is turned on until the zero current comparator trips and indicates that the inductor current has ramped down to zero. In this case, the load current is much lower than the average inductor current provided during one switching cycle. The regulator turns the low-side and high-side MOSFET switches off (high impedance state) and enters a sleep cycle with reduced quiescent current of typically 10 uA until the output voltage falls below the internal reference voltage and the feedback comparator trips again. This is called PFM mode and the switching frequency depends on the load current, input voltage, output voltage and the external inductor value.

Once the high-side switch current limit comparator has tripped its threshold of I_{LIMF}, the high-side MOSFET switch is turned off and the low-side MOSFET switch is turned on until the inductor current has ramped down to zero.

The minimum on time T_{ONmin} for a single pulse can be estimated to:

$$
T_{ON} = \frac{V_{OUT}}{V_{IN}} \times 1.3 \text{ }\mu\text{s}
$$

Therefore the peak inductor current in PFM mode is approximately:

$$
I_{\text{LPFMpeak}} = \frac{(V_{\text{IN}} - V_{\text{OUT}})}{L} \times T_{\text{ON}}
$$

The transition from PFM mode to PWM mode operation and back occurs at a load current of approximately $0.5 \times$ ILPFMpeak.

With:

 T_{ON} = High-side MOSFET switch on time [μ s] V_{IN} = Input voltage [V] V_{OUT} = Output voltage [V] $L = Inductance [µH]$ $I_{LPFMpeak}$ = PFM inductor peak current [mA]

The maximum switch frequency can be estimated to:

Device Functional Modes (continued)

$$
f_{\text{SWmax}} \approx \frac{1}{1.3 \,\mu\text{s}} = 770 \,\text{kHz}
$$

(3)

8.4.3 100% Duty Cycle Low-Dropout Operation

The device will increase the on time of the high-side MOSFET switch once the input voltage comes close to the output voltage in order to keep the output voltage in regulation. This will reduce the switch frequency.

Vin Tally and the Universal of the high-side

100% Duty Cycle Low-Dropout Operation

levice will increase the on time of the high-side

t voltage in order to keep the output voltage in refurther decreasing input voltage V With further decreasing input voltage V_{IN} the high-side MOSFET switch is turned on completely. In this case the converter provides a low input-to-output voltage difference. This is particularly useful in applications with widely variable supply voltage to achieve longest operation time by taking full advantage of the whole supply voltage span.

The minimum input voltage to maintain regulation depends on the load current and output voltage, and can be calculated as:

$$
ext{Vin}_{\text{min}} = \text{Vout}_{\text{max}} + \text{Iout}_{\text{max}} \times (\text{R}_{\text{DSONmax}} + \text{R}_{\text{L}})
$$

where

- \bullet I_{OUTmax} = maximum output current
- $R_{DS(ON)max}$ = maximum P-channel switch $R_{DS(ON)}$
- R_1 = DC resistance of the inductor
- V_{OUTmax} = nominal output voltage plus maximum output voltage tolerance (4)

8.4.4 Short-Circuit Protection

The TPS6212x integrates a high-side MOSFET switch current limit I_{LIMF} to protect the device against short circuit. The current in the high-side MOSFET switch is monitored by current limit comparator and once the current reaches the limit of I_{LIMF} , the high-side MOSFET switch is turned off and the low-side MOSFET switch is turned on to ramp down the inductor current. The high-side MOSFET switch is turned on again once the zero current comparator trips and the inductor current has become zero. In this case, the output current is limited to half of the high-side MOSFET switch current limit $0.5 \times I_{LIMF}$.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6212x device is a highly efficient synchronous step-down DC-DC converter optimized for low-power applications. With its wide input voltage range, the device also fits for energy harvesting applications to convert electrical power from electromagnetic transducers.

9.2 Typical Applications

9.2.1 TPS62120 With Open-Drain Output

Figure 7. Standard Circuit for TPS62120 With Open-Drain Output

9.2.1.1 Design Requirements

The device operates over an input voltage range from 2 V to 15V. The output voltage is adjustable using an external feedback divider network.

The design guideline provides a component selection to operate the device within the *[Recommended](#page-3-2) Operating [Conditions](#page-3-2)*.

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Output Voltage Setting

The output voltage can be calculated to:

$$
V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2})
$$
 with an internal reference voltage VREF typical 0.8 V
\n $R_1 = (\frac{V_{OUT}}{V_{REF}} - 1) \times R_2$

To minimize the current through the feedback divider network, R₂ should be within the range of 82 kΩ to 360 kΩ. The sum of R₁ and R₂ should not exceed approximately 1 MΩ, to keep the network robust against noise. An external feedforward capacitor C_f is required for optimum regulation performance. R_1 and C_f places a zero in the feedback loop.

(5)

Typical Applications (continued)

$$
f_z = \frac{1}{2 \times \pi \times R_1 \times C_{\text{ff}}} = 25 \text{ kHz}
$$

The value for C_{ff} can be calculated as:

$$
C_f = \frac{1}{2 \times \pi \times R_1 \times 25 \text{ kHz}}
$$

[Table](#page-12-0) 1 shows a selection of suggested values for the feedback divider network for most common output voltages.

VOLTAGE SETTING (V)	3.06	3.29	2.00	1.80	1.20	5.00
R_1 [kΩ]	510	560	360	300	180	430
R_2 [kΩ]	180	180	240	240	360	82
C_{ff} [pF]	15	22	22	22	27	15

Table 1. Suggested Values for Feedback Divider Network

9.2.1.2.2 Output Filter Design (Inductor and Output Capacitor)

The TPS6212x operates with effective inductance values in the range of 10 µH to 33 µH and with effective output capacitance in the range of 1 µF to 33 µF. The device is optimized to operate for an output filter of L = 22 µH and $C_{\text{OUT}} = 4.7 \mu F$. Larger or smaller inductor and capacitor values can be used to optimize the performance of the device for specific operation conditions. For more details, see *[Checking](#page-13-0) Loop Stability*.

9.2.1.2.3 Inductor Selection

The inductor value affects its peak-to-peak ripple current, the PWM-to-PFM transition point, the output voltage ripple, and the efficiency. The selected inductor has to be rated for its DC resistance and saturation current. The inductor ripple current (Δl_L) decreases with higher inductance and increases with higher V_{IN} or V_{OUT} and can be estimated according to [Equation](#page-12-1) 8.

[Equation](#page-12-2) 9 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with [Equation](#page-12-2) 9. This is recommended because during heavy load transient the inductor current will rise above the calculated value. A more conservative way is to select the inductor saturation current according to the high-side MOSFET switch current limit I_{LIMF} .

$$
\Delta I_L = \frac{(V_{IN} - V_{OUT})}{L} \times T_{ON}
$$

$$
I_{Lmax} = I_{outmax} + \frac{\Delta I_L}{2}
$$

where

- T_{ON} = See [Equation](#page-9-1) 1
- \bullet L = Inductor value
- ΔI_L = Peak-to-peak inductor ripple current
- $I_{L_{max}}$ = Maximum inductor current (9)

In DC-DC converter applications, the efficiency is essentially affected by the inductor AC resistance (that is, quality factor) and by the inductor DCR value. To achieve high efficiency operation, care should be taken in selecting inductors featuring a quality factor above 25 at the switching frequency. Increasing the inductor value produces lower RMS currents, but degrades transient response. For a given physical inductor size, increased inductance usually results in an inductor with lower saturation current.

The total losses of the coil consist of both the losses in the DC resistance $(R_{(DC)})$ and the following frequencydependent components:

- the losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- additional losses in the conductor from the skin effect (current displacement at high frequencies)
- magnetic field losses of the neighboring windings (proximity effect)

(8)

(7)

(6)

• radiation losses

The following inductor series from different suppliers have been used with the TPS6212x converters.

Table 2. List of Inductors

9.2.1.2.4 Output Capacitor Selection

The unique hysteretic PFM/PWM control scheme of the TPS6212x allows the use of ceramic capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. The output capacitor requires either an X7R or X5R dielectric. Y5V and Z5U dielectric capacitors, aside from their wide variation in capacitance over temperature, become resistive at high frequencies.

At light load currents the converter operates in power save mode and the output voltage ripple is dependent on the output capacitor value and the PFM peak inductor current. Higher output capacitor values minimize the voltage ripple in PFM mode and tighten DC output accuracy in PFM mode.

9.2.1.2.5 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes. For most applications a 4.7 µF to 10 µF ceramic capacitor is recommended. The voltage rating and DC bias characteristic of ceramic capacitors need to be considered. The input capacitor can be increased without any limit for better input voltage filtering.

For specific applications like energy harvesting a tantalum or tantalum polymer capacitor can be used to achieve a specific DC-DC converter input capacitance. Tantalum capacitors provide much better DC bias performance compared to ceramic capacitors. In this case a 1-µF or 2.2-µF ceramic capacitor should be used in parallel to provide low ESR.

Take care when using only small ceramic input capacitors. When a ceramic capacitor is used at the input and the power is being supplied through long wires, such as from a wall adapter, a load step at the output or V_{IN} step on the input can induce large ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or could even damage the part by exceeding the maximum ratings.

[Table](#page-13-1) 3 shows a list of input and output capacitors.

Table 3. List of Capacitors

9.2.1.2.6 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I_1
- Output ripple voltage, $V_{O(AC)}$

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. During application of the load transient and the turn on of the high-side MOSFET switch, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)} \times ESR$, where ESR is the effective series resistance of C_{OUT} . $\Delta I_{(LOAD)}$ begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45° of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (for example, MOSFET $R_{DS(on)}$) which are temperature dependent, the loop stability analysis should be done over the input voltage range, load current range, and temperature range

9.2.1.3 Application Curves

All graphs have been generated using the circuit as shown in [Figure](#page-11-3) 7 unless otherwise noted.

[TPS62120](http://www.ti.com/product/tps62120?qgpn=tps62120), [TPS62122](http://www.ti.com/product/tps62122?qgpn=tps62122)

SLVSAD5A –JULY 2010–REVISED AUGUST 2015 **www.ti.com**

[TPS62120](http://www.ti.com/product/tps62120?qgpn=tps62120), [TPS62122](http://www.ti.com/product/tps62122?qgpn=tps62122)

Copyright © 2010–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAD5A&partnum=TPS62120) Feedback* 17

Texas **NSTRUMENTS**

[TPS62120](http://www.ti.com/product/tps62120?qgpn=tps62120), [TPS62122](http://www.ti.com/product/tps62122?qgpn=tps62122)

SLVSAD5A –JULY 2010–REVISED AUGUST 2015 **www.ti.com**

18 *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAD5A&partnum=TPS62120) Feedback* Copyright © 2010–2015, Texas Instruments Incorporated

[TPS62120](http://www.ti.com/product/tps62120?qgpn=tps62120), [TPS62122](http://www.ti.com/product/tps62122?qgpn=tps62122)

SLVSAD5A –JULY 2010–REVISED AUGUST 2015 **www.ti.com**

EXAS

9.2.2 Standard Circuit for TPS62122

Beside the power good open drain output (PG pin) and the open drain output for output discharge (SGND pin) the TPS62122 provides the same functionality as the TPS62120.

Figure 36. Standard Circuit for TPS62122

9.3 System Examples

The TPS6212x is operating with a wide input voltage range from 2 V to 15 V. An open-drain power good output and an additional SGND pin is available in the TPS62120 for output voltage regulation and to discharge the output capacitor.

9.3.1 TPS62120 1.8-V Output Voltage Configuration

Figure 37. TPS62120 1.8-V Output Voltage Configuration

System Examples (continued)

9.3.2 TPS62120 3.06-V Output Voltage Configuration

Figure 38. TPS62120 3.06-V Output Voltage Configuration

9.3.3 TPS62122 2.0-V Output Voltage Configuration

Figure 39. TPS62122 2.0-V Output Voltage Configuration

9.3.4 TPS62120 1.8-V VOUT Configuration Powered From a High-Impedance Source

Figure 40. TPS62120 1.8-V VOUT Configuration Powered From a High-Impedance Source

Copyright © 2010–2015, Texas Instruments Incorporated *Submit [Documentation](http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLVSAD5A&partnum=TPS62120) Feedback* 21

10 Power Supply Recommendations

The TPS6212x device family has no special requirements for its input power supply. The output current of the input power supply needs to be rated according to the supply voltage, output voltage, and output current of the TPS6212x.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design. Proper function of the device demands careful attention to PCB layout. Care must be taken in board layout to get the specified performance. If the layout is not carefully done, the regulator could show poor line and/or load regulation, stability issues, as well as EMI problems. It is critical to provide a low inductance, impedance ground path. Therefore, use wide and short traces for the main current paths. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor.

Use a common Power GND node and a different node for the signal GND to minimize the effects of ground noise. Keep the common path to the GND PIN, which returns the small signal components and the high current of the output capacitors as short as possible to avoid ground noise. The FB divider network and the VOUT line must be connected to the output capacitor. The VOUT pin of the converter should be connected through a short trace to the output capacitor. The FB line must be routed away from noisy components and traces (for example, SW line).

11.2 Layout Examples

Figure 41. PCB Layout - DCN Package

Layout Examples (continued)

Figure 42. PCB Layout - DRV Package

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 4. Related Links

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

TI E2E™ Online [Community](http://e2e.ti.com) *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design [Support](http://support.ti.com/) *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

www.ti.com 9-Jan-2018

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

A/A TEXAS
INSTRUMENTS

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Feb-2018

DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)

- A. All linear dimensions are in millimeters. Β. This drawing is subject to change without notice.
- $\mathbb{C}.$ Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- A visual index feature must be located within the Pin 1 index area. Ε.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice.
	- C. Publication IPC-7351 is recommended for alternate designs.
	- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers D. should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
	- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

GENERIC PACKAGE VIEW

DRV 6 WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

PACKAGE OUTLINE

DRV0006A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT

DRV0006A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products [\(http://www.ti.com/sc/docs/stdterms.htm\)](http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2018, Texas Instruments Incorporated