



Sample &

Buy



TPS62000, TPS62001, TPS62002, TPS62003 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008

SLVS294F – SEPTEMBER 2000 – REVISED AUGUST 2015

TPS6200x High-Efficiency Step-Down Low Power DC-DC Converter


1 Features

Texas

INSTRUMENTS

- High-Efficiency Synchronous Step-Down Converter with More than 95% Efficiency
- 2-V to 5.5-V Operating Input Voltage Range
- Adjustable Output Voltage Range From 0.8 V to $$V_{\rm IN}$$
- Fixed Output Voltage Options Available in 0.9 V, 1 V, 1.2 V, 1.5 V, 1.8 V, 1.9 V, 2.5 V, and 3.3 V
- Synchronizable to External Clock Signal up to 1 MHz
- Up to 600 mA Output Current
- Pin-Programmable Current Limit
- High Efficiency Over a Wide Load Current Range in Power Save Mode
- 100% Maximum Duty Cycle for Lowest Dropout
- Low-Noise Operation Antiringing Switch and PFM/PWM Operation Mode
- Internal Softstart
- 50-µA Quiescent Current (TYP)
- Available in the 10-Pin Microsmall Outline Package (VSSOP)
- Evaluation Module Available

Typical Application Schematic



[†] With V_O \geq 1.8 V; C_o = 10 μ F, V_O <1.8 V; C_o = 47 μ F

2 Applications

- Low-Power CPUs and DSPs
- Cellular Phones
- Organizers, PDAs, and Handheld PCs
- MP-3 Portable Audio Players
- Digital Cameras
- USB-Based DSL Modems and Other Network
 Interface Cards

3 Description


The TPS6200x devices are a family of low-noise synchronous step-down DC/DC converters that are ideally suited for systems powered from a 1-cell Li-ion battery or from a 2- to 3-cell NiCd, NiMH, or alkaline battery. The TPS6200x operates typically down to an input voltage of 1.8 V, with a specified minimum input voltage of 2 V.

The TPS62000 operates over a free-air temperature range of -40°C to 85°C. The device is available in the 10-pin (DGS) microsmall outline package (VSSOP).

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
TPS6200x	VSSOP (10)	3.00 mm × 3.00 mm	

(1) For all available packages, see the orderable addendum at the end of the datasheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

1	Feat	tures 1						
2	Арр	lications 1						
3	Description 1							
4	Revision History							
5	Dev	ice Comparison Table 3						
6	Pin	Configuration and Functions 3						
7	Spe	cifications 4						
	7.1	Absolute Maximum Ratings 4						
	7.2	ESD Ratings 4						
	7.3	Recommended Operating Conditions 4						
	7.4	Thermal Information 4						
	7.5	Electrical Characteristics 5						
	7.6	Typical Characteristics 7						
8	Deta	ailed Description 8						
	8.1	Overview 8						
	8.2	Functional Block Diagram 9						
	8.3	Feature Description9						

8.4 Device Functional Modes..... 10 Application and Implementation 12 9 9.1 Application Information..... 12 9.2 Typical Application 12 9.3 System Examples 17 10 Power Supply Recommendations 20 11 11.1 Layout Guidelines 20 11.2 Layout Example 20 12 Device and Documentation Support 21 12.1 Device Support..... 21 Community Resources...... 21 12.2 Related Links 21 12.3 12.4 12.5 Electrostatic Discharge Caution 21 12.6 Glossary 21 Mechanical, Packaging, and Orderable 13 Information 22

4 Revision History

2

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (August 2008) to Revision F

Texas Instruments

www.ti.com

Page



3


www.ti.com

5 Device Comparison Table

VOLTAGE OPTIONS	PACKAGE ⁽¹⁾	MARKING
VOLTAGE OPTIONS	VSSOP	DGS
Adjustable	TPS62000DGS	AIH
0.9 V	TPS62001DGS	All
1 V	TPS62002DGS	AIJ
1.2 V	TPS62003DGS	AIK
1.5 V	TPS62004DGS	AIL
1.8 V	TPS62005DGS	AIM
1.9 V	TPS62008DGS	AJI
2.5 V	TPS62006DGS	AIN
3.3 V	TPS62007DGS	AIO

(1) For shipment quantities and additional package information see Mechanical, Packaging, and Orderable Information

6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EN	8	I	Enable. A logic high enables the converter, logic low forces the device into shutdown mode reducing the supply current to less than 1 μ A.
FB	5	Ι	Feedback pin for the fixed output voltage option. For the adjustable version an external resistive divider is connected to FB. The internal voltage divider is disabled for the adjustable version.
FC	2	Supply bypass pin. A 0.1-µF coupling capacitor should be connected as close as possible to this pin for good high frequency input voltage supply filtering.	
GND	3	—	Ground
ILIM	ILIM 6 I Switch current limit. Connect ILIM to GND to set the switch current limit to typically 600 mA, or c pin to V _{IN} to set the current limit to typically 1200 mA.		Switch current limit. Connect ILIM to GND to set the switch current limit to typically 600 mA, or connect this pin to V_{IN} to set the current limit to typically 1200 mA.
L	9	I/O	Connect the inductor to this pin. L is the switch pin connected to the drain of the internal power MOSFETS.
PG			Power good comparator output. This is an open-drain output. A pull-up resistor should be connected between PG and V _{OUT} . The output goes active high when the output voltage is greater than 92% of the nominal value.
PGND	10	_	Power ground. Connect all power grounds to PGND.
SYNC 7 I Input for synchronization to external clock signal. Synchronizes the converter switching frequence external clock signal with CMOS level: SYNC = High: Low-noise mode enabled, fixed frequency PWM operation is forced SYNC = Low (GND): Power save mode enabled, PFM/PWM mode enabled		SYNC = High: Low-noise mode enabled, fixed frequency PWM operation is forced	
VIN	1	I	Supply voltage input

Copyright © 2000–2015, Texas Instruments Incorporated Submit Documentation Feedback
Product Folder Links: TPS62000 TPS62001 TPS62002 TPS62003 TPS62004 TPS62005 TPS62006 TPS62007
TPS62008

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	Supply voltages on pin VIN and FC ⁽²⁾	-0.3	6	V
	Voltages on pins EN, ILIM, SYNC, PG, FB, L ⁽²⁾	-0.3	V _{IN} + 0.3	V
	Peak switch current		1.6	А
T_{J}	Operating junction temperature	-40	150	°C
	Lead temperature (soldering, 10 sec)		260	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 $^{\left(2\right) }$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply voltage	2		5.5	V
V _{OUT}	Output voltage range for adjustable output voltage version	0.8		V_{IN}	V
I _{OUT}	Output current for 3-cell operation (V _{IN} \ge 2.5 V; L = 10 μ H, f = 750 kHz)			600	mA
I _{OUT}	Output current for 2-cell operation (V _{IN} \ge 2 V; L = 10 µH, f = 750 kHz)			200	mA
L	Inductor ⁽¹⁾ (see Note 2)		10		μH
C _{IN}	Input capacitor ⁽¹⁾	10			μF
C _{OUT}	Output capacitor ⁽¹⁾ ($V_{OUT} \ge 1.8 V$)	10			μF
C _{OUT}	Output capacitor ⁽¹⁾ V_{OUT} < 1.8 V)	47			μF
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C

(1) Refer to Application Information section for further information.

7.4 Thermal Information

		TPS6200x	
	THERMAL METRIC ⁽¹⁾	DGS [VSSOP]	UNIT
		10 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	160	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	51	°C/W
$R_{ extsf{ heta}JB}$	Junction-to-board thermal resistance	73	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	5.0	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	72	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

Over recommended operating free-air temperature range, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 2.5 \text{ V}$, $I_{OUT} = 300 \text{ mA}$, $EN = V_{IN}$, $ILIM = V_{IN}$, $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	Y CURRENT					ų	
.,			$I_{OUT} = 0$ mA to 600 mA	2.5		5.5	
V _{IN}	Input voltage range		I _{OUT} = 0 mA to 200 mA	2		5.5	V
I _(Q)	Operating quiescent current		I _{OUT} = 0 mA, SYNC = GND (PFM-mode enabled)		50	75	μA
I _(SD)	Shutdown current		EN = GND		0.1	1	μA
ENABL	E						
V _{IH}	EN high-level input voltage			1.3			V
V _{IL}	EN low-level input voltage					0.4	V
l _{lkg}	EN input leakage current		$EN = GND \text{ or } V_{IN}$		0.01	0.1	μA
V _{(UVLO}	Undervoltage lockout threshold			1.2	1.6	1.95	V
POWEI	R SWITCH AND CURRENT LIMI	Г					
			$V_{IN} = V_{GS} = 3.6 \text{ V}, I = 200 \text{ mA}$	200	280	410	- 0
R _{DS(on}	P-channel MOSFET on-resistance	e	V _{IN} = V _{GS} = 2 V, I = 200 mA		480		mΩ
	P-channel leakage current		V _{DS} = 5.5 V			1	μA
)	N-channel MOSFET on-resistance		$V_{IN} = V_{GS} = 3.6 \text{ V}, I_{OUT} = 200 \text{ mA}$	200	280	410	mΩ
			V _{IN} = V _{GS} = 2 V, I _{OUT} = 200 mA		500		
	N-channel leakage current		V _{DS} = 5.5 V			1	μA
	P-channel current limit		$2.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}, \text{ ILIM} = \text{V}_{\text{IN}}$	800	1200	1600	
I _(LIM)			$2 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$, ILIM = GND	390	600	900	mA
VIH	ILIM high-level input voltage			1.3			V
V _{IL}	ILIM low-level input voltage					0.4	V
l _{lkg}	ILIM input leakage current		$ILIM = GND \text{ or } V_{IN}$		0.01	0.1	μA
POWE	R GOOD OUTPUT (see ⁽¹⁾)						
V _(PG)	Power good threshold		Feedback voltage falling	88% V _{OUT}	92% V _{ОUT}	94% V _{ОUT}	V
	Power good hysteresis				2.5% V _{OUT}		V
V _{OL}	PG output low voltage		$V_{(FB)} = 0.8 \times V_{OUT}$ nominal, $I_{(sink)} = 10 \ \mu A$			0.3	V
l _{lkg}	PG output leakage current		$V_{(FB)} = V_{OUT}$ nominal		0.01	1	μA
	Minimum supply voltage for valid signal	power good		1.2			V
OSCILI	LATOR		- <u>-</u>			I	
f _s	Oscillator frequency			500	750	1000	kHz
f _(SYNC)	Synchronization range		CMOS-logic clock signal on SYNC pin	500		1000	kHz
VIH	SYNC high level input voltage			1.3			V
V _{IL}	SYNC low level input voltage					0.4	V
l _{lkg}	SYNC input leakage current		SYNC = GND or V_{IN}		0.01	0.1	μA
	Duty cycle of external clock signa	al		20%		60%	
Vo	Adjustable output voltage range	TPS62000		0.8		5.5	V
V _{ref}	Reference voltage	TPS6200x			0.45		V

(1) Power good is not valid for the first 100 µs after EN goes high. Refer to the application section for more information.



Electrical Characteristics (continued)

6


Over recommended operating free-air temperature range, $V_{IN} = 3.6 \text{ V}$, $V_{OUT} = 2.5 \text{ V}$, $I_{OUT} = 300 \text{ mA}$, $EN = V_{IN}$, $ILIM = V_{IN}$, $T_A = -40^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	ТҮР	MAX	UNIT	
	TPS620 adjustab	TPS62000	$V_{\rm IN}$ = 2.5 V to 5.5 V; 0 mA \leq $I_{\rm OUT}$ \leq 600 mA	-3%		4%	
		adjustable	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62001 0.9 V	$V_{\rm IN}$ = 2.5 V to 5.5 V; 0 mA \leq $I_{\rm OUT}$ \leq 600 mA	-3%		4%	
		V	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62002	V_{IN} = 2.5 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
		1 V	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62003	V_{IN} = 2.5 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
		1.2 V	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
V _{OUT}	Fixed output voltage	TPS62004 1.5 V	V_{IN} = 2.5 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	V
			10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62005 1.8 V TPS62008 1.9 V	V_{IN} = 2.5 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
			10 mA < I _{OUT} ≤ 600 mA	-3%		3%	-
			V_{IN} = 2.5 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
			10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62006	V_{IN} = 2.7 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
		2.5 V	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
		TPS62007	V_{IN} = 3.6 V to 5.5 V; 0 mA \leq I_{OUT} \leq 600 mA	-3%		4%	
		3.3 V	10 mA < I _{OUT} ≤ 600 mA	-3%		3%	
	Line regulation		$V_{\rm IN}$ = $V_{\rm OUT}$ + 0.5 V (min. 2 V) to 5.5 V, $I_{\rm OUT}$ = 10 mA		0.05		%/V
	Load regulation		V_{IN} = 5.5 V; I_{OUT} = 10 mA to 600 mA		0.6%		
n	Efficiency		$V_{IN} = 5 \text{ V}; V_{OUT} = 3.3 \text{ V}; I_{OUT} = 300 \text{ mA}$		95%		
η	Enciency		$V_{IN} = 3.6 \text{ V}; V_{OUT} = 2.5 \text{ V}; I_{OUT} = 200 \text{ mA}$		5576		
	Start-up time		$I_{OUT} = 0$ mA, time from active EN to V_{OUT}	0.4		2	ms



SLVS294F-SEPTEMBER 2000-REVISED AUGUST 2015

7.6 Typical Characteristics





8 Detailed Description

8.1 Overview

The TPS6200x is a step down converter operating in a current mode PFM/PWM scheme with a typical switching frequency of 750 kHz.

At moderate to heavy loads, the converter operates in the pulse width modulation (PWM) and at light loads the converter enters a power save mode (pulse frequency modulation, PFM) to keep the efficiency high.

In the PWM mode operation, the part operates at a fixed frequency of 750 kHz. At the beginning of each clock cycle, the high side P-channel MOSFET is turned on. The current in the inductor ramps up and is sensed via an internal circuit. The high side switch is turned off when the sensed current causes the PFM/PWM comparator to trip when the output voltage is in regulation or when the inductor current reaches the current limit (set by ILIM). After a minimum dead time preventing shoot through current, the low side N-channel MOSFET is turned on and the current ramps down again. As the clock cycle is completed, the low side switch is turned off and the next clock cycle starts.

In discontinuous conduction mode (DCM), the inductor current ramps to zero before the end of each clock cycle. In order to increase the efficiency the load comparator turns off the low side MOSFET before the inductor current becomes negative. This prevents reverse current flowing from the output capacitor through the inductor and low side MOSFET to ground that would cause additional losses.

As the load current decreases and the peak inductor current does not reach the power save mode threshold of typically 120 mA for more than 15 clock cycles, the converter enters a pulse frequency modulation (PFM) mode.

In the PFM mode, the converter operates with:

• Variable frequency

8

- Constant peak current that reduces switching losses
- Quiescent current at a minimum

Thus maintaining the highest efficiency at light load currents. In this mode, the output voltage is monitored with the error amplifier. As soon as the output voltage falls below the nominal value, the high side switch is turned on and the inductor current ramps up. When the inductor current reaches the peak current of typical: 150 mA + 50 mA/V × ($V_{IN} - V_{OUT}$), the high side switch turns off and the low side switch turns on. As the inductor current ramps down, the low side switch is turned off before the inductor current becomes negative which completes the cycle. When the output voltage falls below the nominal voltage again, the next cycle is started.


The converter enters the PWM mode again as soon as the output voltage can not be maintained with the typical peak inductor current in the PFM mode.

The control loop is internally compensated reducing the amount of external components.

The switch current is internally sensed and the maximum current limit can be set to typical 600 mA by connecting ILIM to ground; or, to typically 1.2 A by connecting ILIM to V_{IN} .



8.2 Functional Block Diagram



- A. The adjustable output voltage version does not use the internal feedback resistor divider. The FB pin is directly connected to the error amplifier.
- B. Do not connect the FC pin to an external power source

8.3 Feature Description

8.3.1 Low Noise Antiringing Switch

An *antiringing* switch is implemented in order to reduce the EMI radiated from the converter during discontinuous conduction mode (DCM). In DCM, the inductor current ramps to zero before the end of each switching period. The internal load comparator turns off the low side switch at that instant thus preventing the current flowing backward through the inductance which increases the efficiency. An antiringing switch across the inductor prevents parasitic oscillation caused by the residual energy stored in the inductance (see Figure 11).

NOTE

The *antiringing* switch is only activated in the fixed output voltage versions. It is not enabled for the adjustable output voltage version TPS62000.

8.3.2 Enable

Logic low on EN forces the TPS6200x into shutdown. In shutdown, the power switch, drivers, voltage reference, oscillator, and all other functions are turned off. The supply current is reduced to less than 1 μ A in the shutdown mode.

Copyright © 2000–2015, Texas Instruments Incorporated

Submit Documentation Feedback



Feature Description (continued)

8.3.3 Undervoltage Lockout

An undervoltage lockout circuit provides the save operation of the device. It prevents the converter from turning on when the voltage on V_{IN} is less than typically 1.6 V.

8.3.4 Power Good Comparator

The power good (PG) comparator has an open drain output capable of sinking typically 10 μ A. The PG is only active when the device is enabled (EN = high). When the device is disabled (EN = low), the PG pin is high impedance.

The PG output is only valid after a 100 μ s delay after the device is enabled and the supply voltage is greater than 1.2 V. This is only important in cases where the pullup resistor of the PG pin is connected to an external voltage source which might cause an initial spike (false high signal) within the first 100 μ s after the input voltage exceeds 1.2 V. This initial spike can be filtered with a small R-C filter to avoid false power good signals during start-up.

If the PG pin is connected to the output of the TPS62000 with a pullup resistor, no initial spike (false high signal) occurs and no precautions have to be taken during start-up.

The PG pin becomes active high when the output voltage exceeds typically 94.5% of its nominal value. Leave the PG pin unconnected when not used.

8.4 Device Functional Modes

The TPS6200x is a synchronous current-mode PWM converter with integrated – and P-channel power MOSFET switches. Synchronous rectification is used to increase efficiency and to reduce external component count. To achieve the highest efficiency over a wide load current range, the converter enters a power-saving pulse-frequency modulation (PFM) mode at light load currents. Operating frequency is typically 750 kHz, allowing the use of small inductor and capacitor values. The device can be synchronized to an external clock signal in the range of 500 kHz to 1 MHz. For low-noise operation, the converter can be operated in the PWM mode and the internal antiringing switch reduces noise and EMI. In the shutdown mode, the current consumption is reduced to less than 1 μ A. The TPS62000 is available in the 10-pin (DGS) microsmall outline package (VSSOP). The device operates over a free-air temperature range of -40° C to 85° C.

8.4.1 Soft Start

As the enable pin (EN) goes high, the soft-start function generates an internal voltage ramp. This causes the start-up current to slowly rise preventing output voltage overshoot and high inrush currents. The soft-start duration is typical 1 ms (see Figure 12). When the soft-start function is completed, the error amplifier is connected directly to the internal voltage reference.

8.4.2 Synchronization, Power Save Mode, and Forced PWM Mode

If no clock signal is applied, the converter operates with a typical switching frequency of 750 kHz. It is possible to synchronize the converter to an external clock within a frequency range from 500 kHz to 1000 kHz. The device automatically detects the rising edge of the first clock and is synchronized immediately to the external clock. If the clock signal is stopped, the converter automatically switches back to the internal clock and continues operation without interruption. The switch over is initiated if no rising edge on the SYNC pin is detected for a duration of four clock cycles. Therefore, the maximum delay time can be 8 µs in case the internal clock has a minimum frequency of 500 kHz.

In case the device is synchronized to an external clock, the power save mode is disabled and the device stays in forced PWM mode.

Connecting the SYNC pin to the GND pin enables the power save mode. The converter operates in the PWM mode at moderate to heavy loads and in the PFM mode during light loads maintaining high efficiency over a wide load current range.

Connecting the SYNC pin to the VIN pin forces the converter to operate permanently in the PWM mode even at light or no load currents. The advantage is the converter operates with a fixed switching frequency that allows simple filtering of the switching frequency for noise sensitive applications. In this mode, the efficiency is lower compared to the power save mode during light loads (see).

10	Submit Documentation Feedback	Copyright © 2000–2015, Texas Instruments Incorporated
	Product Folder Links: TPS62000 TPS62001	TPS62002 TPS62003 TPS62004 TPS62005 TPS62006 TPS62007
		TPS62008



Device Functional Modes (continued)

It is possible to switch from forced PWM mode to the power save mode during operation.

The flexible configuration of the SYNC pin during operation of the device allows efficient power management by adjusting the operation of the TPS6200x to the specific system requirements.

8.4.3 100% Duty Cycle Operation

As the input voltage approaches the output voltage and the duty cycle exceeds typical 95%, the converter turns the P-channel high side switch continuously on. In this mode, the output voltage is equal to the input voltage minus the voltage drop across the P-channel MOSFET.

8.4.4 No Load Operation

In case the converter operates in the forced PWM mode and there is no load connected to the output, the converter will regulate the output voltage by allowing the inductor current to reverse for a short period of time.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS6200x device family are highly efficient synchronous step down DC/DC converters providing adjustable output voltages from 0.9 V to V_{IN} and fixed output voltages.

9.2 Typical Application




Figure 5. Typical Application Circuit for Adjustable Output Voltage Option

9.2.1 Design Requirements

When the adjustable output voltage version (TPS62000DGS) is used, the output voltage is set by the external resistor divider (see Figure 5).

The output voltage is calculated as:

$$V_{O} = 0.45 \text{ V} \times \left(1 + \frac{\text{R1}}{\text{R2}}\right) \tag{1}$$

with R1 + R2 \leq 1 M Ω

R1 + R2 should not be greater than 1 MW because of stability reasons.

For stability reasons, a small bypass capacitor ($C_{(ff)}$) is required in parallel to the upper feedback resistor, refer to Figure 5. The bypass capacitor value can be calculated as:

$$C_{\text{(ff)}} = \frac{1}{2\pi \times 30000 \times \text{R1}} \text{ for } C_{\text{o}} < 47\mu\text{F}$$

$$C_{\text{(ff)}} = \frac{1}{2\pi \times 5000 \times \text{R1}} \text{ for } C_{\text{o}} \ge 47\mu\text{F}$$
(2)
(3)

R1 is the upper resistor of the voltage divider. For $C_{(ff)}$, choose a value which comes closest to the computed result.



Typical Application (continued)

9.2.2 Detailed Design Procedure

9.2.2.1 Inductor Selection

A 10 μ H minimum output inductor is used with the TPS6200x. Values larger than 22 μ H or smaller than 10 μ H may cause stability problems because of the internal compensation of the regulator.

For output voltages greater than 1.8 V, a 22 μ H inductance might be used in order to improve the efficiency of the converter.

After choosing the inductor value of typically 10 μ H, two additional inductor parameters should be considered: first the current rating of the inductor and second the DC resistance.

The DC resistance of the inductance influences directly the efficiency of the converter. Therefore, an inductor with lowest DC resistance should be selected for highest efficiency.

In order to avoid saturation of the inductor, the inductor should be rated at least for the maximum output current plus the inductor ripple current which is calculated as:

$$\Delta I_{L} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \qquad I_{L(max)} = I_{O(max)} + \frac{\Delta I_{L}}{2}$$

Where:

- *f* = Switching frequency (750 kHz typical)
- L = Inductor value
- ΔI_L = Peak-to-peak inductor ripple current
- I_{L(max)} = Maximum inductor current

The highest inductor current occurs at maximum V_{IN}.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the TPS6200x which is 1.6 A with ILIM = V_{IN} and 900 mA with ILIM = GND. See Table 1 for recommended inductors.

Table 1. Tested Inductors

OUTPUT CURRENT	INDUCTOR VALUE	COMPONENT SUPPLIER	COMMENTS
0 mA to 600 mA	10 µH	Coilcraft DO3316P-103 Coilcraft DT3316P-103 Sumida CDR63B-100 Sumida CDRH5D28-100	High efficiency
		Coilcraft DO1608C-103 Sumida CDRH4D28-100	Smallest solution
0 mA to 300 mA	10 µH	Coilcraft DO1608C-103	High efficiency
		Murata LQH4C100K04	Smallest solution

9.2.2.2 Output Capacitor Selection

For best performance, a low ESR output capacitor is needed. At output voltages greater than 1.8 V, ceramic output capacitors can be used to show the best performance. Output voltages below 1.8 V require a larger output capacitor and ESR value to improve the performance and stability of the converter.

OUTPUT VOLTAGE RANGE	OUTPUT CAPACITOR	OUTPUT CAPACITOR ESR
$1.8 \text{ V} \leq \text{V}_{\text{IN}} \leq 5.5 \text{ V}$	C _o ≥ 10 µF	ESR ≤ 120 mΩ
$0.8 \text{ V} \le \text{V}_{IN} < 1.8 \text{ V}$	C _o ≥ 47 µF	ESR > 50 mΩ

Table 2. Capacitor Selection

(4)

14 Submit Documentation Feedback

See Table 3 for recommended capacitors.

If an output capacitor is selected with an ESR value \leq 120 m Ω , its RMS ripple current rating always meets the application requirements. Just for completeness, the RMS ripple current is calculated as:

$$I_{\text{RMS}(C_0)} = V_0 \times \frac{1 - \frac{V_0}{V_1}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

The overall output ripple voltage is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta V_{O} = V_{O} \times \frac{1 - \frac{V_{O}}{V_{I}}}{L \times f} \times \left(\frac{1}{8 \times C_{O} \times f} + \text{ESR}\right)$$

Where the highest output voltage ripple occurs at the highest input voltage V_1 .

CAPACITOR VALUE	ESR/mΩ	COMPONENT SUPPLIER	COMMENTS
10 µF	50	Taiyo Yuden JMK316BJ106KL	Ceramic
47 µF	100	Sanyo 6TPA47M	POSCAP
68 µF	100	Spraque 594D686X0010C2T	Tantalum

Table 3. Tested Capacitors

9.2.2.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing the interference with other circuits caused by high input voltage spikes.

The input capacitor should have a minimum value of 10 µF and can be increased without any limit for better input voltage filtering.

The input capacitor should be rated for the maximum input ripple current calculated as:

$$I_{RMS} = I_{O(max)} \times \sqrt{\frac{V_O}{V_I} \times \left(1 - \frac{V_O}{V_I}\right)}$$

1<u>0</u> 2 The worst case RMS ripple current occurs at D = 0.5 and is calculated as: $\ensuremath{\mathsf{I}_{\mathsf{RMS}}}$ =

Ceramic capacitor show a good performance because of their low ESR value, and they are less sensitive against voltage transients compared to tantalum capacitors.

Place the input capacitor as close as possible to the input pin of the IC for best performance.



(7)

Copyright © 2000-2015, Texas Instruments Incorporated


(6)



SLVS294F-SEPTEMBER 2000-REVISED AUGUST 2015


15

9.2.3 Application Curves



TPS62000, TPS62001, TPS62002, TPS62003 TPS62004, TPS62005, TPS62006, TPS62007, TPS62008

SLVS294F-SEPTEMBER 2000-REVISED AUGUST 2015






www.ti.com



17

www.ti.com

9.3 System Examples



9.3.1 Standard 5-V to 3.3-V/600-mA Conversion; High Efficiency



9.3.2 Single Li-ion to 2.5-V/600-mA Using Ceramic Capacitors Only





Figure 15. Single Li-ion to 2.5-V/600-mA Using Ceramic Capacitors Only


9.3.3 Single Li-ion to 1.8 V/300 mA; Smallest Solution Size

www.ti.com

System Examples (continued)



NOTE: For low noise operation connect SYNC to VIN



9.3.4 Dual Cell NiMH or NiCd to 1.2 V/200 mA; Smallest Solution Size





Figure 17. Dual Cell NiMH or NiCd to 1.2 V/200 mA; Smallest Solution Size



System Examples (continued)



9.3.5 Dynamic Output Voltage Programming As Used in Low Power DSP Applications

(1) Use a small R-C filter to filter wrong reset signals during output voltage transitions.

(2) A large value is used for C(ff) to compensate for the parasitic capacitance introduced into the regulation loop by Q1.

Figure 18. Dynamic Output Voltage Programming As Used in Low Power DSP Applications



10 Power Supply Recommendations

The TPS6200x device family has no special requirements for its input power supply. The input power supply's output current needs to be rated according to the supply voltage, output voltage and output current of the TPS6200x.

11 Layout

11.1 Layout Guidelines

As for all switching power supplies, the layout is an important step in the design especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show stability problems as well as EMI problems.

Therefore, use wide and short traces for the main current paths as indicted in bold in Figure 19. The input capacitor should be placed as close as possible to the IC pins as well as the inductor and output capacitor. Place the bypass capacitor, C3, as close as possible to the FC pin. The analog ground, GND, and the power ground, PGND, need to be separated. Use a common ground node as shown in Figure 19 to minimize the effects of ground noise.

11.2 Layout Example




Figure 19. Layout Diagram



12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

PARTS	PRODUCT FOLDER	PRODUCT FOLDER SAMPLE & BUY TECHNICAL DOCUMENTS		TOOLS & SOFTWARE	SUPPORT & COMMUNITY	
TPS62000	Click here	Click here	Click here	Click here	Click here	
TPS62001	Click here	Click here	Click here	Click here	Click here	
TPS62002	Click here	Click here	Click here	Click here	Click here	
TPS62003	Click here	Click here	Click here	Click here	Click here	
TPS62004	Click here	Click here	Click here	Click here	Click here	
TPS62005	Click here	Click here	Click here	Click here	Click here	
TPS62006	Click here	Click here	Click here	Click here	Click here	
TPS62007	Click here	Click here	Click here	Click here	Click here	
TPS62008	Click here	Click here	Click here	Click here	Click here	

Table 4. Related Links

12.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2000–2015, Texas Instruments Incorporated

Submit Documentation Feedback 21



13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12-Aug-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS62000DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIH	Samples
TPS62000DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIH	Samples
TPS62000DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIH	Samples
TPS62000DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIH	Samples
TPS62002DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIJ	Samples
TPS62002DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIJ	Samples
TPS62002DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIJ	Samples
TPS62003DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIK	Samples
TPS62003DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIK	Samples
TPS62003DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIK	Samples
TPS62003DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIK	Samples
TPS62004DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIL	Samples
TPS62004DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIL	Samples
TPS62004DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIL	Samples
TPS62004DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIL	Samples
TPS62005DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIM	Samples
TPS62005DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIM	Samples



PACKAGE OPTION ADDENDUM

12-Aug-2017

Orderable Device	Status	Package Type	•	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPS62005DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIM	Samples
TPS62006DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIN	Samples
TPS62006DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIN	Samples
TPS62006DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIN	Samples
TPS62006DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIN	Samples
TPS62007DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIO	Samples
TPS62007DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIO	Samples
TPS62007DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAU CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIO	Samples
TPS62007DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AIO	Samples
TPS62008DGS	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AJI	Samples
TPS62008DGSG4	ACTIVE	VSSOP	DGS	10	80	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AJI	Samples
TPS62008DGSR	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AJI	Samples
TPS62008DGSRG4	ACTIVE	VSSOP	DGS	10	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	AJI	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

12-Aug-2017

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS62000, TPS62004, TPS62005, TPS62007 :

• Automotive: TPS62000-Q1, TPS62004-Q1, TPS62005-Q1, TPS62007-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62000DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62002DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62003DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62004DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62005DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62006DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62007DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS62008DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Texas Instruments

www.ti.com

PACKAGE MATERIALS INFORMATION


13-Feb-2016



All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62000DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62002DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62003DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62004DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62005DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62006DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62007DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0
TPS62008DGSR	VSSOP	DGS	10	2500	367.0	367.0	38.0

DGS (S-PDSO-G10)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-187 variation BA.



DGS (S-PDSO-G10)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated