![Texas Instruments logo] **TEXAS INSTRUMENTS**

MAX3237E

3-V TO 5.5-V MULTICHANNEL RS-232
1-MBit/s LINE DRIVER/RECEIVER

Check for Samples: MAX3237E

FEATURES

- **Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards**
- **Operates With 3-V to 5.5-V V_{CC} Supply**
- **Operates From 250 kbits/s to 1 Mbit/s**
- **Low Standby Current . . . 1 μA Typical**
- **External Capacitors . . . 4 × 0.1 μF**
- **Accepts 5-V Logic Input With 3.3-V Supply**
- **Designed to Be Interchangeable With Maxim MAX3237E**
- **Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II**

- **ESD Protection for RS-232 I/O Pins**
  - **±15 kV – Human-Body Model (HBM)**
  - **±8 kV – IEC61000-4-2, Contact Discharge**
  - **±15 kV – IEC61000-4-2, Air-Gap Discharge**

APPLICATIONS

- **Battery-Powered, Hand-Held, and Portable Equipment**
- **PDAs and Palmtop PCs**
- **Notebooks, Sub-Notebooks, and Laptops**
- **Digital Cameras**
- **Mobile Phones and Wireless Devices**

DB, DW, OR PW PACKAGE
(TOP VIEW)

C2+	1		28	C1+
GND	2		27	V+
C2−	3		26	V_{CC}
V−	4		25	C1−
DOUT1	5		24	DIN1
DOUT2	6		23	DIN2
DOUT3	7		22	DIN3
RIN1	8		21	ROUT1
RIN2	9		20	ROUT2
DOUT4	10		19	DIN4
RIN3	11		18	ROUT3
DOUT5	12		17	DIN5
$\overline{EN}$	13		16	ROUT1B
$\overline{SHDN}$	14		15	MBAUD

QFN PACKAGE
(TOP VIEW)

Top pins (32–25): V−, C2−, GND, C2+, C1+, V+, V_{CC}, NC

DOUT1	1		24	C1−
DOUT2	2		23	DIN1
DOUT3	3		22	IN2
RIN1	4		21	DIN3
RIN2	5		20	ROUT1
DOUT4	6		19	ROUT2
RIN3	7		18	DIN4
NC	8		17	ROUT3

Bottom pins (9–16): DOUT5, EN, SHDN, MBAUD, NC, ROUT1B, DIN5, NC

DESCRIPTION

The MAX3237E consists of five line drivers, three line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. This device operates at data signaling rates of 250 kbit/s in normal operating mode (MBAUD = GND) and 1Mbit/s when MBAUD = V_{CC}. The driver output slew rate is a maximum of 30 V/μs.

![Warning triangle icon] Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

The MAX3237E transmitters are disabled and the outputs are forced into high-impedance state when the device is in shutdown mode ($\overline{SHDN}$ = GND) and the supply current falls to less than 1 μA. Also, during shutdown, the onboard charge pump is disabled; V+ is lowered to V_{CC}, and V– is raised toward GND. Receiver outputs also can be placed in the high-impedance state by setting enable ($\overline{EN}$) high. ROUT1B remains active all the time, regardless of the $\overline{EN}$ and $\overline{SHDN}$ condition.

The MAX3237EC is characterized for operation from 0°C to 70°C. The MAX3237EI is characterized for operation from –40°C to 85°C.

AVAILABLE OPTIONS[1]

T_A	PACKAGED DEVICES[2]
0°C to 70°C	MAX3237ECDBR
	MAX3237ECPWR
	MAX3237ECRHBR (QFN package)
	MAX3237ECDWR
–40°C to 85°C	MAX3237EIDBR
	MAX3237EIPWR
	MAX3237EIRHBR (QFN package)
	MAX3237EIDWR

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

Table 1. FUNCTION TABLE

INPUTS		OUTPUTS		
$\overline{SHDN}$	$\overline{EN}$	DOUT	ROUT	ROUT1B
0	0	Z[1]	Active	Active
0	1	Z[1]	Z[1]	Active
1	0	Active	Active	Active
1	1	Active	Z[1]	Active

(1) Z = high impedance (off)

Product Folder Link(s): *MAX3237E*

TEXAS
INSTRUMENTS

LOGIC DIAGRAM (POSITIVE LOGIC)

DIN1	24		5	DOUT1
DIN2	23		6	DOUT2
DIN3	22		7	DOUT3
DIN4	19		10	DOUT4
DIN5	17		12	DOUT5
$\overline{\text{SHDN}}$	14			
MBAUD	15			

ROUT1B	16			
ROUT1	21		8	RIN1
ROUT2	20		9	RIN2
ROUT3	18		11	RIN3
$\overline{\text{EN}}$	13			

Submit Documentation Feedback 3

Product Folder Link(s): MAX3237E

ABSOLUTE MAXIMUM RATINGS[1]

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}	Supply voltage range[2]			−0.3	6	V
V+	Positive-output supply voltage range[2]			−0.3	7	V
V−	Negative-output supply voltage range[2]			0.3	−7	V
V+ − V−	Supply voltage difference[2]				13	V
V_I	Input voltage range	Driver ($\overline{SHDN}$, MBAUD, $\overline{EN}$)		−0.3	6	V
		Receiver		−25	25	
V_O	Output voltage range	Driver		−13.2	13.2	V
		Receiver		−0.3	V_{CC} + 0.3	
	Short-circuit duration	DOUT to GND		Unlimited		
θ_{JA}	Package thermal impedance[3]				62	°C/W
T_{stg}	Storage temperature range			−65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to network GND.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS[1]

See Figure 5

				MIN	NOM	MAX	UNIT
	Supply voltage		V_{CC} = 3.3 V	3	3.3	3.6	V
			V_{CC} = 5 V	4.5	5	5.5	
V_{IH}	Driver and control high-level input voltage	DIN, $\overline{SHDN}$, MBAUD, $\overline{EN}$	V_{CC} = 3.3 V	2		5.5	V
			V_{CC} = 5 V	2.4		5.5	
V_{IL}	Driver and control low-level input voltage	DIN, $\overline{SHDN}$, MBAUD, $\overline{EN}$		0		0.8	V
V_I	Receiver input voltage			−25		25	V
T_A	Operating free-air temperature		MAX3237EC	0		70	°C
			MAX3237EI	−40		85	

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.

ELECTRICAL CHARACTERISTICS[1]

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER			TEST CONDITIONS	MIN	TYP[2]	MAX	UNIT
I_I	Input leakage current	DIN, $\overline{SHDN}$, MBAUD, $\overline{EN}$			9	18	μA
I_{CC}	Supply current (T_A = 25°C)		No load, $\overline{SHDN}$ = V_{CC}		0.5	2	mA
		Shutdown supply current	$\overline{SHDN}$ = GND		1	10	μA
			$\overline{SHDN}$ = RIN = GND, DIN = GND or V_{CC}		10	300	nA

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

Product Folder Link(s): *MAX3237E*

DRIVER SECTION ELECTRICAL CHARACTERISTICS[1]

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS		MIN	TYP[2]	MAX	UNIT
V_{OH}	High-level output voltage	DOUT at R_L = 3 kΩ to GND,	DIN = GND	5	5.4		V
V_{OL}	Low-level output voltage	DOUT at R_L = 3 kΩ to GND,	DIN = V_{CC}	−5	−5.4		V
I_{IH}	High-level input current	$V_I = V_{CC}$			±0.01	±1	μA
I_{IL}	Low-level input current	V_I at GND			±0.01	±1	μA
I_{OS}	Short-circuit output current[3]	V_{CC} = 3.6 V or 3.3 V,	V_O = 0 V			±60	mA
r_o	Output resistance	V_{CC}, V+, and V− = 0 V,	V_O = ±2 V	300	50k		Ω

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
(3) Short-circuit durations should be controlled to prevent exceeding the device absolute power-dissipation ratings, and not more than one output should be shorted at a time.

DRIVER SECTION SWITCHING CHARACTERISTICS[1]

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS			MIN	TYP[2]	MAX	UNIT
	Maximum data rate	C_L = 1000 pF, MBAUD = GND	R_L = 3 kΩ, 1 DIN switching, See Figure 1		250			kbit/s
		C_L = 1000 pF, V_{CC} = 4.5 V to 5.5 V, MBAUD = V_{CC}			1000			
		C_L = 250 pF, V_{CC} = 3 V to 4.5 V, MBAUD = V_{CC}			1000			
$t_{sk(p)}$	Pulse skew[3]	C_L = 150 pF to 2500 pF, R_L = 3 kΩ to 7 kΩ, MBAUD = V_{CC} or GND, See Figure 2				100		ns
SR(tr)	Slew rate, transition region (see Figure 1)	V_{CC} = 3.3 V, R_L = 3 kΩ to 7 kΩ, T_A = 25°C	C_L = 150 pF to 1000 pF	MBAUD = GND	6		30	V/μs
				MBAUD = V_{CC}	24		150	
			C_L = 150 pF to 2500 pF,	MBAUD = GND	4		30	

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
(3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

MAX3237E

RECEIVER SECTION ELECTRICAL CHARACTERISTICS[1]

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figure 5)

PARAMETER		TEST CONDITIONS	MIN	TYP[2]	MAX	UNIT
V_{OH}	High-level output voltage	$I_{OH} = -1$ mA	$V_{CC} - 0.6$	$V_{CC} - 0.1$		V
V_{OL}	Low-level output voltage	$I_{OL} = 1$ mA			0.4	V
V_{IT+}	Positive-going input threshold voltage	$V_{CC} = 3.3$ V		1.5	2.4	V
		$V_{CC} = 5$ V		2	2.4	
V_{IT-}	Negative-going input threshold voltage	$V_{CC} = 3.3$ V	0.6	1.1		V
		$V_{CC} = 5$ V	0.8	1.5		
V_{hys}	Input hysteresis ($V_{IT+} - V_{IT-}$)			0.5		V
I_{oz}	Output leakage current	$\overline{EN} = V_{CC}$		±0.05	±10	μA
r_i	Input resistance	$V_I = \pm3$ V to ±25 V	3	5	7	kΩ

(1) Test conditions are C1–C4 = 0.1 mF at V_{CC} = 3 V to.5 V.
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.

RECEIVER SECTION SWITCHING CHARACTERISTICS[1]

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	TYP[2]	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	C_L = 150 pF, See Figure 3	150	ns
t_{PHL}	Propagation delay time, high- to low-level output	C_L = 150 pF, See Figure 3	150	ns
t_{en}	Output enable time	C_L = 150 pF, R_L = 3 kΩ, See Figure 4	2.6	μs
t_{dis}	Output disable time	C_L = 150 pF, R_L = 3 kΩ, See Figure 4	2.4	μs
$t_{sk(p)}$	Pulse skew[3]	See Figure 3	50	ns

(1) Test conditions are C1–C4 = 0.1 μF at V_{CC} = 3 V to 5 V.
(2) All typical values are at V_{CC} = 3.3 V or V_{CC} = 5 V, and T_A = 25°C.
(3) Pulse skew is defined as $|t_{PLH} - t_{PHL}|$ of each channel of the same device.

ESD PROTECTION

PIN	TEST CONDITIONS	TYP	UNIT
DOUT, RIN	HBM	±15	kV
	IEC61000-4-2, Contact Discharge	±8	
	IEC61000-4-2, Air-Gap Discharge	±15	

Product Folder Link(s): *MAX3237E*

PARAMETER MEASUREMENT INFORMATION

$$SR(tr) = \frac{6\ V}{t_{THL}\ or\ t_{TLH}}$$

NOTES: A. C_L includes probe and jig capacitance.
        B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω, 50% duty cycle, t_r ≤ 10 ns, t_f ≤ 10 ns.

Figure 1. Driver Slew Rate

NOTES: A. C_L includes probe and jig capacitance.
        B. The pulse generator has the following characteristics: PRR = 250 kbit/s, Z_O = 50 Ω, 50% duty cycle, t_r ≤ 10 ns, t_f ≤ 10 ns.

Figure 2. Driver Pulse Skew

NOTES: A. C_L includes probe and jig capacitance.
        B. The pulse generator has the following characteristics: Z_O = 50 Ω, 50% duty cycle, t_r ≤ 10 ns, t_f ≤ 10 ns.

Figure 3. Receiver Propagation Delay Times

PARAMETER MEASUREMENT INFORMATION (continued)

NOTES: A. C_L includes probe and jig capacitance.
      B. The pulse generator has the following characteristics: Z_O = 50 Ω, 50% duty cycle, t_r ≤ 10 ns, t_f ≤ 10 ns.
      C. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
      D. t_{PZL} and t_{PZH} are the same as t_{en}.

Figure 4. Receiver Enable and Disable Times

APPLICATION INFORMATION

† C3 can be connected to V_{CC} or GND.

NOTES: A. Resistor values shown are nominal.
         B. Nonpolarized ceramic capacitors are acceptable. If polarized tantalum or
             electrolytic capacitors are used, they should be connected as shown.

V_{CC} vs CAPACITOR VALUES

V_{CC}	C1	C2, C3, and C4
3.3 V ± 0.15 V	0.1 μF	0.1 μF
3.3 V ± 0.3 V	0.22 μF	0.22 μF
5 V ± 0.5 V	0.047 μF	0.33 μF
3 V to 5.5 V	0.22 μF	1 μF

Figure 5. Typical Operating Circuit and Capacitor Values

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3237ECDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDWG4	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECDWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MAX3237EC	Samples
MAX3237ECPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP237EC	Samples
MAX3237ECPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP237EC	Samples
MAX3237ECPWRG4	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	MP237EC	Samples
MAX3237EIDB	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3237EI	Samples
MAX3237EIDBG4	ACTIVE	SSOP	DB	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3237EI	Samples
MAX3237EIDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3237EI	Samples
MAX3237EIDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3237EI	Samples
MAX3237EIDW	ACTIVE	SOIC	DW	28	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MAX3237EI	Samples
MAX3237EIPW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP237EI	Samples
MAX3237EIPWG4	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP237EI	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
MAX3237EIPWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	MP237EI	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
MAX3237ECDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3237ECDWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1
MAX3237ECPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1
MAX3237EIDBR	SSOP	DB	28	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
MAX3237EIPWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
MAX3237ECDBR	SSOP	DB	28	2000	367.0	367.0	38.0
MAX3237ECDWR	SOIC	DW	28	1000	367.0	367.0	55.0
MAX3237ECPWR	TSSOP	PW	28	2000	367.0	367.0	38.0
MAX3237EIDBR	SSOP	DB	28	2000	367.0	367.0	38.0
MAX3237EIPWR	TSSOP	PW	28	2000	367.0	367.0	38.0

A

8.2
7.4 TYP

PIN 1 INDEX AREA

1

10.5
9.9
NOTE 3

14

B

5.6
5.0
NOTE 4

26X 0.65

28

2X
8.45

15

28X 0.38
0.22

⊕ 0.15 Ⓜ C A B

C

△ 0.1 C

SEATING
PLANE

SEE DETAIL A

(0.15) TYP

0.25

GAGE PLANE

0°-8°

0.95
0.55

2 MAX

0.05 MIN

DETAIL A
TYPICAL

4214853/B   03/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-150.

28X (1.85)

1

28X (0.45)

SYMM

(R0.05) TYP

28

26X (0.65)

SYMM

14

15

(7)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 10X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214853/B 03/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

DB0028A

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 10X

4214853/B   03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DW (R−PDSO−G28)   PLASTIC SMALL OUTLINE

0.713 (18,10)
0.697 (17,70)

28   15

0.419 (10,63)
0.393 (9,97)

0.299 (7,60)
0.291 (7,40)

1   14

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.104 (2,65) Max

0.012 (0,30)
0.004 (0,10)

0.013 (0,33)
0.008 (0,20)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)

0°−8°

0.050 (1,27)
0.016 (0,40)

4040000−6/G 01/11

NOTES: A.   All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
         D.   Falls within JEDEC MS−013 variation AE.

TEXAS
INSTRUMENTS
www.ti.com

PW (R−PDSO−G28)   PLASTIC SMALL OUTLINE

0,65

0,30
0,19

⊕ | 0,10 Ⓜ

28   15

Ⓓ 4,50   6,60
   4,30   6,20

1   14

9,80
9,60

Ⓒ

0,15 NOM

Gage Plane

0°−8°

0,25

0,75
0,50

1,20 MAX

0,15
0,05

Seating Plane

⌒ | 0,10

4040064−7/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
       Ⓒ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
            not exceed 0,15 each side.
       Ⓓ Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
        E. Falls within JEDEC MO−153

PW (R−PDSO−G28)   PLASTIC SMALL OUTLINE

Example Board Layout

Stencil Openings
Based on a stencil thickness
of .127mm (.005inch).

26x0,65

28x0,25

1,55

5,60

5,60

26x0,65

Example
Non Soldermask Defined Pad

0,3

Example
Solder Mask Opening
(See Note E)

1,6

Pad Geometry

0,07 All Around

4211284−6/G   08/15

NOTES: A. All linear dimensions are in millimeters.
         B. This drawing is subject to change without notice.
         C. Publication IPC−7351 is recommended for alternate design.
         D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
         E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated